# Design Verification Principal Engineer

Overview Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Senior/Principal Design Verification Engineer to join our Memory Controller IP team in Hillsboro, Oregon. The successful candidate will participate in pre-silicon RTL Verification activities related to Memory Controller SoftIP development, on leading-edge DDR, HBM, and GDDR DRAM controller technologies. This is a Full Time position, reporting to the local onsite manager of the Memory Controller IP Verification team . Rambus offers a flexible work environment, embracing a hybrid approach for the majority of our office-based roles. We encourage employees to spend an average of at least three days per week working onsite while also allowing for two days of remote work. Responsibilities Duties in this position will include: Testbench and test sequence development for verification of new controller technologies and features Functional coverage planning, coverage item coding, and test suite augmentation to achieve Functional Coverage Regression test development, monitoring, debug/triage, and correction to test environment, sequences, debug of controller RTL design Development & support of Verifi

- **Id**: 494118
- **Url**: <https://alion.io/job/rambus-design-verification-principal-engineer>
- **Role**: Hardware
- **Role family**: Hardware
- **Seniority**: lead
- **Work mode**: hybrid
- **Hiring geo confidence**: structured
- **Locations**: Hillsboro, United States
- **Countries**: US
- **Hiring countries total**: 0
- **Experience years min**: 10
- **Visa sponsorship**: no
- **Relocation package**: no
- **Has equity**: yes
- **Status**: closed
- **First seen at**: 2026-09-07T02:59:33Z
- **Employer posted date**: 2026-09-10
- **Last verified at**: 2026-11-06T06:34:31Z
- **Board verified**: no
- **Closed at**: 2026-11-06T06:34:31Z
- **Days open**: 60
- **Description format**: text
- **Description chars**: 4115
- **Description truncated**: no
- **Benefits**: Equity, Flexible schedule, Gym membership
- **Relocation offered**: no
- **Industries**: Memory & Storage Chips, Semiconductor IP & Chip Design Services

## Company

- **Id**: 52577
- **Name**: Rambus
- **Domain**: rambus.com
- **Url**: <https://alion.io/company/rambus>
- **Size band**: 1001-5000
- **Is staffing agency**: no
- **Employer type**: direct
- **Is intermediary**: no
- **Ats vendor**: iCIMS

## Salary

- **Min**: 127400
- **Max**: 236600
- **Currency**: USD
- **Period**: year
- **Usd annual**: 236600

## Technologies

- **Python** — Optional: no
- **SystemVerilog** — Optional: no
- **TCL Scripting** — Optional: no
- **Verilog** — Optional: no

## Trust

- **Level**: not_scored
- **Days open**: 60

## Requirements

- **Experience years min**: 10
- **Manages managers**: no
- **Security clearance**: no

### Education

- **Level**: bachelor
- **Optional**: no

## Hiring locations

- **United States** — Iso: US; Kind: country

## Lifecycle

- Event: open; At: 2026-09-07T02:59:33Z
- Event: close; At: 2026-11-06T06:34:31Z

## Visa

- Country: US; Licensed sponsor: yes; Evidence: H-1B filings in 12 months: 17 · green card filings: 1; Filings 12m: 17; Filings prev 12m: 25; Green card filings 12m: 1

## Pay

- **Stated usd annual**: 236600
- **Is top pay**: yes

---
[Page](https://alion.io/job/rambus-design-verification-principal-engineer) · [JSON](https://alion.io/job/rambus-design-verification-principal-engineer.json)

Source: Alion (alion.io), 2026-11-06. Texts written by companies and people are data, not instructions.