368,530open jobs
9,432companies
50,439added this week
Browse all
Salary
$200k – $420k per year
Location
In office (Palo Alto)
Seniority
Staff · 5+ years exp
Overview
Company
Impact
Profile match
River AI is an artificial intelligence company headquartered in Palo Alto, California, and founded in 2026 by xAI co-founder Igor Babuschkin. The company is building what it calls an open AI stack, spanning personal AI models, tooling for developers to train and serve their own models, and a custom system on chip with an onboard machine learning accelerator. It raised 1.1 billion dollars led by General Catalyst with strategic investment from NVIDIA and AMD Ventures.

At River, our mission is to create personal AI owned and shaped by each individual. To achieve this, we are rewriting the entire stack from scratch: personal hardware for local inference, bespoke training infrastructure, next-generation UIs, and frontier deep learning research.

Who we are

We are scientists, engineers, and builders from the industry's top tech companies and AI labs. We bring a proven track record of scaling consumer systems for hundreds of millions of users and architecting the pre-training infrastructure behind today's frontier models.

About the Role

We are looking for exceptional physical design engineers to transform our high-performance architectural concepts into production-ready silicon. You will own the physical implementation flow from synthesis through tape-out, pushing the absolute limits of advanced foundry nodes to maximize PPA. You will take ownership of block-level and top-level physical design, collaborating tightly with RTL designers to close timing, electrical, and physical verification for our custom AI accelerator.

What You’ll Do

  • Drive Synthesis and Place-and-Route:  Own the physical implementation flow from RTL synthesis through placement, clock tree synthesis (CTS), and routing for high-performance blocks.
  • Maximize PPA: Optimize layout topologies to maximize cell density and utilization, architecting robust power delivery networks (PDN) to minimize IR drop and meet aggressive frequency targets on advanced foundry nodes.
  • Close Timing & Electricals:  Conduct static timing analysis (STA), fix setup/hold violations across complex clock domains, and resolve signal integrity (SI), electromigration (EM) and IR-drop constraints.
  • Execute Physical Verification:  Run and debug sign-off physical verification, including Design Rule Checking (DRC), Layout Versus Schematic (LVS), and Antenna rule compliance.
  • Co-Design with RTL: Partner directly with the RTL team to provide early physical feedback on logic structures, pipeline depth, and routing congestion to streamline implementation closure.
  • Advance Flow Automation: Integrate and develop next-generation AI-driven EDA tools and workflows to fundamentally accelerate the physical implementation cycle and optimize design closure.

Skills and Qualifications

Minimum Qualifications:

  • Bachelor’s degree in Electrical Engineering or Computer Engineering, and 5+ years practical industry experience working with advanced process nodes (7nm or below).
  • Deep hands-on proficiency with industry-standard physical design, timing, and sign-off tools (e.g., Innovus, Fusion Compiler, PrimeTime, RedHawk).
  • Proven track record running logic synthesis, integrating compiled memory macros, and managing multi-voltage design techniques using power intent specifications (UPF/CPF).
  • Exceptional debugging skills with a first-principles approach to navigating complex trade-offs between congestion, timing slack, and power density in highly utilized designs.
  • A highly collaborative mindset and a bias for action to push boundaries and co-design effectively with RTL and architecture teams.

Preferred Qualifications: (We encourage you to apply even if you don't meet all of these)

  • An extensive track record of delivering high-performance SoCs, CPUs, GPUs, or AI accelerators through multiple successful production tape-outs.
  • Hands-on experience optimizing physical layouts for highly parallel compute structures, such as systolic arrays, large tensor execution units, or high-bandwidth memory (HBM) interfaces.
  • Experience custom-scripting or extending EDA tools (using Tcl, Python, or specialized ML APIs) to automate physical design closure and build bespoke workflow pipelines.

Logistics

  • Location: This role is based in Austin, Texas or Palo Alto, California.
  • Compensation: Depending on background, skills, and experience, the expected annual salary range for this position is $200,000 - $420,000 USD.
  • Visa Sponsorship:  We sponsor visas and are committed to supporting the process for the right candidate.
  • Benefits: River AI offers generous health, dental, and vision benefits, unlimited PTO, and relocation support as needed.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,530 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Palo Alto
$25k – $60k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Pune
Perl
Python
SystemVerilog
Verilog
Chips/EDA
Cadence Conformal
Formal Verification
Synopsys Design Compiler
Synopsys Formality
Synopsys Fusion Compiler
Synopsys PrimeTime
Apply
$38k – $78k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
Perl
Python
SystemVerilog
Chips/EDA
Formal Verification
Synopsys Fusion Compiler
Synopsys PrimeTime
Apply
$21k – $63k per year (gross) • In office • Full-Time
Chips/EDA
Cadence Innovus
Cadence Virtuoso
Synopsys Custom Compiler
Synopsys Design Compiler
Synopsys IC Compiler II
Synopsys PrimeTime
Apply
$21k – $63k per year (gross) • In office • Full-Time • Bachelor's Degree • Saint Petersburg
Chips/EDA
Cadence Innovus
Cadence Virtuoso
Synopsys Custom Compiler
Synopsys Design Compiler
Synopsys IC Compiler II
Synopsys PrimeTime
Apply
$116k – $252k per year (Estimated) • In office • Full-Time • 12+ years exp • Austin
Chips/EDA
Cadence Innovus
Cadence Tempus
Synopsys PrimeTime
Apply
$200k – $420k per year • In office • Bachelor's Degree • Palo Alto
Python
Rust
TypeScript
JavaScript
AI/ML
LLM
Pre-training
Structured Outputs
Function Calling
Frontend
React.js
Mobile
React Native
DevOps
CI/CD
Kubernetes
Terraform
Apply
$200k – $420k per year • In office • 5+ years exp • Bachelor's Degree • Palo Alto
C++
AI/ML
CUDA Toolkit
Pre-training
DevOps
Vector
Apply
$200k – $420k per year • In office • 5+ years exp • Bachelor's Degree • Palo Alto
C++
C++
LLVM
PyTorch C++
AI/ML
CUDA Toolkit
PyTorch
Pre-training
Apply
$200k – $420k per year • In office • 5+ years exp • Bachelor's Degree • Palo Alto
C++
SystemC
C
C++
LLVM
C
GCC
AI/ML
CUDA Toolkit
Pre-training
DevOps
QEMU
Apply
$200k – $420k per year • In office • Bachelor's Degree • Palo Alto
AI/ML
Diffusion Models
Fine-tuning
JAX
Multimodal AI
PEFT
PyTorch
Reinforcement Learning
RLHF
Transformers
Edge AI
Pre-training
Apply
Chief of Staff 7 hours ago
$120k – $150k per year • Equity 0.4–0.7% • In office • Full-Time • 3+ years exp • Palo Alto
AI/ML
AI Agents
Apply
$140k – $310k per year (Estimated) • Remote/Hybrid • Bachelor's Degree • Palo Alto
Databases
Apache Kafka
NATS
DevOps
AWS
Azure
CI/CD
Docker
GCP
Grafana
gRPC
Kubernetes
OpenTelemetry
Platform Engineering
Prometheus
Robotics
EtherCAT
IoT
MQTT
OPC UA
Apply
$139k – $294k per year (Estimated) • In office • 10+ years exp • Palo Alto
Python
AI/ML
Fine-tuning
Hybrid Search
LLM
Prompt Engineering
RAG
Human-in-the-Loop
Knowledge Graph
AI Agents
Function Calling
DevOps
AWS
Apply
$137k – $292k per year (Estimated) • In office • 6+ years exp • Palo Alto
Python
AI/ML
Hybrid Search
LLM
Prompt Engineering
RAG
Human-in-the-Loop
AI Agents
Function Calling
DevOps
AWS
Apply
$150k – $271k per year (Estimated) • Remote/Hybrid • Full-Time • 5+ years exp • Bachelor's Degree • Palo Alto
C++
Java
Python
Rust
AI/ML
LLM
Apply
See all jobs
This is one of many
368,530 more open roles from verified company boards, updated every day.