{"id":3400316,"url":"https://alion.io/job/rosaiclabs-cpu-design-verification-engineer-intern","title":"CPU Design Verification Engineer - Intern","company":{"id":4483163,"name":"RosaicLabs","domain":"rosaiclabs.com","url":"https://alion.io/company/rosaiclabs","size_band":null,"is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Lever","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"intern","employment_type":"internship","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Santa Clara, United States","Austin, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":30,"max":55,"currency":"USD","period":"hour","gross":null,"usd_annual":110000},"salary_estimate":null,"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":false},{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false}],"status":"live","first_seen_at":"2026-10-05T23:58:55Z","employer_posted_date":"2026-10-05","last_verified_at":"2026-10-30T13:05:20Z","board_verified":true,"closed_at":null,"days_open":24,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":24},"description":"Join our hardware team as an intern or co-op verifying the CPU core and cache hierarchy, with hands-on ownership of verification environments from test plan through coverage closure and bring-up.\nGet hands-on exposure to chip design and verification - perfect for EE/CompE students curious about how it all comes together.\nWhat you'll do\nWork with your mentor to develop verification plans for the CPU core and cache hierarchy\nWrite and debug SystemVerilog/UVM testbenches, checkers, and stimulus for your assigned block\nBuild tests, scoreboards, and reference models, and close functional and code coverage\nTriage and root-cause failures with RTL designers, with mentorship from senior engineers\nParticipate in design and verification reviews and document your verification environment and results\nRequirements\nWorking toward BS/MS in Electrical Engineering, Computer Engineering, Computer Science, or related field\nRecently completed coursework in digital design and verification, covering at least one of: computer microarchitecture; digital logic and RTL design; constrained-random and coverage-driven verification\nFamiliarity with verifying processor designs, such as: a modern ISA; out-of-order execution and memory ordering; cache coherency and virtual memory\nHands-on SystemVerilog experience, including: testbench development (UVM preferred); assertions and functional coverage\nUnderstanding of the end-to-end ASIC design flow and general VLSI concepts\nScripting experience (Python, Perl, or Tcl) for regression automation; C/C++ a plus","description_format":"text","description_chars":1545,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":[],"lifecycle":[{"event":"open","at":"2026-10-28T14:14:05Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 2","filings_12m":2,"filings_prev_12m":0,"green_card_filings_12m":0,"median_offered_wage_usd":222500,"route":null,"cap_exempt":false,"checked_at":"2026-10-29T16:27:21+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)"],"filings_for_role_12m":2}],"liveness":{"score":57,"band":"ok","label":"Likely open","p_open":1,"p_active":0.761,"p_room":0.75,"age_days":24,"expected_fill_days":25,"reasons":["conf:1","velocity","win:late","comp:junior"],"computed_at":"2026-10-30T05:48:23Z"},"pay":{"stated_usd_annual":110000,"is_top_pay":true},"html_url":"https://alion.io/job/rosaiclabs-cpu-design-verification-engineer-intern","json_url":"https://alion.io/job/rosaiclabs-cpu-design-verification-engineer-intern.json","meta":{"generated_at":"2026-10-30T15:05:10Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":2745,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-31T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4483163},"rest":"https://alion.io/mcp/rest/get_company?id=4483163"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Frosaiclabs-cpu-design-verification-engineer-intern"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Frosaiclabs-cpu-design-verification-engineer-intern"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Frosaiclabs-cpu-design-verification-engineer-intern"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/rosaiclabs-cpu-design-verification-engineer-intern\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Frosaiclabs-cpu-design-verification-engineer-intern"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":3400316}},{"tool":"search_jobs","arguments":{"company":"rosaiclabs.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":3400316},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}