{"id":3400321,"url":"https://alion.io/job/rosaiclabs-cpu-rtl-microarchitecturedesign-engineer-full-time","title":"CPU RTL Microarchitecture/Design Engineer - Full Time","company":{"id":4483163,"name":"RosaicLabs","domain":"rosaiclabs.com","url":"https://alion.io/company/rosaiclabs","size_band":null,"is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Lever","truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":null,"employment_type":"full_time","work_mode":"hybrid","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Santa Clara, United States","Austin, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":{"min":125000,"max":250000,"currency":"USD","period":"year","gross":null,"usd_annual":250000},"salary_estimate":null,"experience_years_min":null,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":false},{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2026-09-29T01:30:19Z","employer_posted_date":"2026-09-29","last_verified_at":"2026-11-02T03:47:55Z","board_verified":true,"closed_at":null,"days_open":34,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":34},"description":"What you'll do\nDesign and implement CPU functional blocks based on microarchitecture specifications\nDevelop, debug, and optimize RTL using SystemVerilog/Verilog\nAnalyze performance, timing, area, and power tradeoffs and propose improvements\nWork with verification engineers to develop test plans and achieve functional coverage\nPartner with physical design engineers on area, timing, and power goals\nParticipate in microarchitecture and RTL design reviews and write technical documentation\nWhat we're looking for\nBachelor's or Master's degree (or near-term graduation) in one of:Electrical Engineering\nComputer Engineering\nComputer Science\nA related field\n\nStrong foundation in computer architecture and digital design, with solid understanding of at least two of the following:Out-of-order execution\nCPU front-end / control logic\nLoad/store and memory systems\nCache hierarchy and coherency\nVirtual memory\nFloating-point / computer arithmetic\nSIMD / vector processing\n\nWorking knowledge of a modern ISA\nHands-on Verilog/SystemVerilog experience, including:RTL simulation\nTestbench-based debugging\n\nFamiliarity with the ASIC design flow:RTL design\nVerification\nSynthesis\nTiming analysis\n\nScripting experience for automation, test generation, or data analysis, such as: Python, Perl, Tcl or C/C++","description_format":"text","description_chars":1294,"description_truncated":false,"requirements":{"experience_years_min":null,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[{"name":"United States","iso":"US","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":[],"lifecycle":[{"event":"open","at":"2026-10-28T14:14:05Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 2","filings_12m":2,"filings_prev_12m":0,"green_card_filings_12m":0,"median_offered_wage_usd":222500,"route":null,"cap_exempt":false,"checked_at":"2026-10-29T16:27:21+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)"],"filings_for_role_12m":2}],"liveness":{"score":34,"band":"fade","label":"Fading","p_open":1,"p_active":0.615,"p_room":0.55,"age_days":33,"expected_fill_days":24,"reasons":["conf:2","velocity","win:tail"],"computed_at":"2026-11-01T06:10:25Z"},"pay":{"stated_usd_annual":250000,"is_top_pay":true},"html_url":"https://alion.io/job/rosaiclabs-cpu-rtl-microarchitecturedesign-engineer-full-time","json_url":"https://alion.io/job/rosaiclabs-cpu-rtl-microarchitecturedesign-engineer-full-time.json","meta":{"generated_at":"2026-11-02T06:04:25Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":8718,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-11-03T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":4483163},"rest":"https://alion.io/mcp/rest/get_company?id=4483163"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Frosaiclabs-cpu-rtl-microarchitecturedesign-engineer-full-time"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Frosaiclabs-cpu-rtl-microarchitecturedesign-engineer-full-time"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Frosaiclabs-cpu-rtl-microarchitecturedesign-engineer-full-time"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/rosaiclabs-cpu-rtl-microarchitecturedesign-engineer-full-time\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Frosaiclabs-cpu-rtl-microarchitecturedesign-engineer-full-time"}],"agent":{"mcp":"https://alion.io/mcp/jobs","mcp_open":"https://alion.io/mcp/open","next":[{"tool":"get_job","arguments":{"id":3400321}},{"tool":"search_jobs","arguments":{"company":"rosaiclabs.com","detail":"compact"}},{"tool":"match_people","arguments":{"job_id":3400321},"note":"people open to offers who fit this vacancy"}],"note":"The same data through MCP tools: https://alion.io/mcp/open needs no sign-in (compact searches, postings, people); https://alion.io/mcp with an Alion account has everything. Docs: https://alion.io/developers"}}