1,230,736open jobs
70,270companies
213,973added this week
Browse all
Salary
≈ $27k – $57k per year (Estimated)
Location
In office (Hyderabad)
Seniority
Staff · 12+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 5, 2026. First seen by Alion on Aug 19, 2026.

Overview
Company
Impact
Profile match
Semtech designs analog and mixed-signal semiconductors for infrastructure and internet of things. Its LoRa radio technology underpins many long-range low-power sensor networks. The company also supplies signal integrity chips for data centres.

Our Team:

Semtech’s Force and Haptic team specialize in force sensor AFEs, integrated force sensors, and haptic drivers. With a strong track record of innovation and global collaboration, the team plays a critical role in delivering industry-leading IC products.

Responsibilities:

  • Lead the design and development of high-accuracy analog and mixed-signal ICs, delivering robust, high-quality designs that meet defined specifications and timelines (55%).

  • Take ownership of critical chip subsystems and act as technical lead across cross-functional project teams (20%).

  • Collaborate closely with Marketing, Product Definition, Test, Verification, Reliability, and Product Engineering teams to ensure successful product development (10%).

  • Drive innovation in circuit design and architecture, introducing new ideas and solutions to improve performance and efficiency (5%).

  • Mentor and support junior engineers or interns, providing technical guidance and fostering team development (5%).

  • Communicate complex technical concepts clearly through reports and presentations to senior stakeholders (5%).

Minimum Qualifications:

  • Bachelor’s degree in electrical, electronics, or related Engineering field with 12+ years’ experience in analog IC design within the semiconductor industry.

  • Deep understanding of CMOS/BiCMOS analog circuit design practices.

  • Proven experience as a technical lead on chip development projects.

  • Strong mixed-signal design experience.

  • Expert proficiency with Cadence design environment, simulation, and verification tools.

  • Expert proficiency with device modelling (Verilog-AMS, SystemVerilog) and mixed-signal simulation.

  • Understanding of design for manufacturability (DFM), reliability, and yield optimization.

  • Solid understanding of mixed-signal design, including parasitic, matching, ESD, latch up, crosstalk, and IR drop.

  • Experience in chip top level verification and production experience is a plus

  • Documentation of design results, characterization results and DFMEA

  • Experience in translating MEMS models into equivalent circuits

  • Demonstrated innovation and creative problem-solving capabilities.

  • Analog block and full chip level schematic design, process corner analysis, and post-layout simulation

  • Block level verification including LVS/DRC/PEX

  • Fluent in written and spoken English

Desired Qualifications

  • Postgraduate qualification (MSc or PhD) in a relevant field.

  • Experience with circuit design in mixed-signal design.

  • Experience with mixed-signal lab validation techniques and equipment.

  • Experience in translating haptic actuators model into equivalent circuits is a plus

  • Familiarity with high voltage and high current ASIC design.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,230,736 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Hyderabad
≈ $18k – $43k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Bengaluru
C
C++
C
Valgrind
C++
Conan
CMake
STL
DevOps
RTOS
CI/CD
Linux
TCP/IP
IoT
FreeRTOS
Management
Agile
Scrum
Apply
C++ Developer 14 days ago
≈ $16k – $40k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Hyderabad
C
C++
C
Embedded C
C++
Conan
DevOps
RTOS
Git
Apply
≈ $16k – $40k per year (Estimated) • In office • 3+ years exp • Hyderabad
Apply
≈ $18k – $43k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Bengaluru
Python
DevOps
Rest API
CI/CD
Git
Docker
TCP/IP
IoT
MQTT
QA
Pytest
Apply
≈ $29k – $61k per year (Estimated) • In office • Full-Time • Hyderabad
Python
Apply
≈ $16k – $45k per year (Estimated) • In office • Internship • PhD • Hyderabad
Python
Verilog
C++
SystemVerilog
VHDL
AI/ML
Copilot
ChatGPT
Apply
$180k – $250k per year • Remote (United States) • Contractor • 6+ years exp
Verilog
SystemVerilog
Apply
≈ $34k – $78k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Shanghai
Verilog
Apply
≈ $71k – $206k per year (Estimated) • In office • Internship • Petah Tikva
Verilog
VHDL
AI/ML
Copilot
ChatGPT
Apply
≈ $27k – $56k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Hyderabad
Python
SystemVerilog
Perl
DevOps
Git
Chips/EDA
Siemens QuestaSim
UVM
Formal Verification
Apply
≈ $27k – $57k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Hyderabad
Verilog
SystemVerilog
Apply
≈ $27k – $56k per year (Estimated) • In office • Full-Time • 3+ years exp • Hyderabad
Python
SystemVerilog
VHDL
Perl
Chips/EDA
UVM
Formal Verification
Apply
≈ $27k – $56k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Hyderabad
Python
Verilog
SystemVerilog
VHDL
Perl
MATLAB
Chips/EDA
UVM
Formal Verification
Apply
Staff Digital Engineer 6 months ago
≈ $27k – $56k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Hyderabad
Python
Verilog
SystemVerilog
VHDL
Perl
MATLAB
Chips/EDA
UVM
Formal Verification
Apply
≈ $16k – $45k per year (Estimated) • In office • Internship • PhD • Hyderabad
Python
Verilog
C++
SystemVerilog
VHDL
AI/ML
Copilot
ChatGPT
Apply
Senior GCP Architect 11 hours ago
≈ $18k – $41k per year (Estimated) • In office • 10+ years exp • Hyderabad
Databases
Google BigQuery
BigQuery
DevOps
GCP
Apply
≈ $17k – $44k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Hyderabad
Python
Java
C++
AI/ML
Vertex AI
TPU
Edge AI
DevOps
GCP
Apply
DevOps Lead 12 hours ago
≈ $22k – $63k per year (Estimated) • Remote (India) • 8+ years exp • Hyderabad
Databases
PostgreSQL
DynamoDB
Amazon Aurora
DevOps
Terraform
Red Hat
OpenShift
CI/CD
AWS
Kubernetes
Configuration Management
AWS Fargate
AWS Lambda
Amazon EC2
Incident Management
Amazon S3
IAM
API Gateway
Linux
TCP/IP
DNS
Apply
≈ $16k – $32k per year (Estimated) • Remote (India) • 4+ years exp • Bachelor's Degree • Hyderabad
Python
Databases
Redis
RabbitMQ
ElasticSearch
DevOps
Kibana
AWS
Grafana
Linux
DNS
Cybersecurity
GDPR
Management
Gmail
Apply
See all jobs
This is one of many
1,230,736 more open roles from verified company boards, updated every day.