1,998,403open jobs
118,185companies
247,685added this week
Browse all
Salary
$82k – $117k per year
Location
In office (City of Industry)
Seniority
Staff · 8+ years exp
Visa
H-1B filings in 12 months: 6 · for this role: 3 · green card filings: 3
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 27, 2026. First seen by Alion on Oct 23, 2026. Semtech scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Semtech designs analog and mixed-signal semiconductors for infrastructure and internet of things. Its LoRa radio technology underpins many long-range low-power sensor networks. The company also supplies signal integrity chips for data centres.

Location: Rowland, CA (Onsite)

Position Summary: The Wafer Fab Supervisor leads a team of process technicians and operators responsible for daily wafer fabrication operations across InP photonic device lines, specifically InP Buried Heterostructure (BH) DFB lasers and BH Gain Chips (GC). This role is accountable for safe, on-schedule, high-yield production across the fab process modules - photolithography, PECVD, dry etch, wet etch, and metallization - including the Mesa etch and MOCVD epitaxial regrowth support steps used to form the buried heterostructure. The Supervisor sets daily priorities, balances staffing and tool capacity, and ensures strict Process-of-Record (POR) discipline in a III-V cleanroom environment.

Working closely with Process Engineering, Equipment Engineering, Quality, and Production Planning, the Supervisor drives throughput, cycle-time, and yield performance, directs escalation and root-cause response for process excursions, and develops technicians and operators through coaching, training, and clear performance expectations to sustain reliable, high-volume manufacturing.

Responsibilities:

Production Operations Management:

  • Plan and direct daily wafer fab production across photolithography, PECVD, dry etch, wet etch, and metallization to meet weekly and monthly wafer-out, throughput, and cycle-time targets for InP BH DFB laser and BH GC products
  • Set lot priorities and sequence hot lots, engineering wafers, and standard production lots in coordination with Production Planning to sustain high tool utilization
  • Conduct shift handoffs and daily production meetings, and track work-in-process, tool status, and line constraints to proactively resolve bottlenecks
  • Coordinate tool downtime, preventive maintenance, and repair priorities with Equipment Engineering to protect production schedule adherence
  • Oversee supplies, consumables, and chemical and gas inventory for the fab areas, and escalate shortages that threaten the production schedule
  • Review lot travelers, process records, and hold/release dispositions to ensure complete and accurate lot documentation

Team Leadership & Development:

  • Lead, schedule, and assign work to technicians and operators to maintain proper coverage across fab process areas and shifts
  • Set clear performance expectations, provide regular coaching and feedback, and complete performance reviews; address performance and attendance issues in partnership with Human Resources
  • Develop and maintain a training and certification program, including cross-training to build flexible coverage across litho, thin film, etch, and metallization modules
  • Participate in hiring, onboarding, and retention of fab technicians and operators
  • Promote a culture of ownership, accountability, and open communication across the team

Process Control, Yield & Troubleshooting Oversight:

  • Ensure adherence to POR, recipes, and work instructions, and review SPC charts and out-of-control events with process owners to confirm timely corrective action
  • Direct escalation and response for process excursions and drift, and partner with Process Engineering to drive root-cause investigation and verified corrective actions
  • Monitor yield, defect, and rework trends and work with Process Engineering and Quality to prioritize improvement actions
  • Support DOEs, process qualifications, and NPI process runs by scheduling resources and coordinating tool and lot availability

Safety, Compliance & Continuous Improvement:

  • Enforce EHS requirements for chemical, process gas, and precious metal handling, cleanroom protocols, and equipment lockout/tagout; lead safety briefings and incident reporting and follow-up
  • Ensure compliance with quality system, document control, and training record requirements
  • Lead continuous improvement projects to improve throughput, cycle time, yield, cost, and cleanroom efficiency
  • Maintain accurate production metrics and communicate performance, risks, and resource needs to fab management

Education and Experience:

  • Bachelor's degree in engineering, materials science, chemistry, physics, or related technical field preferred; associate degree with equivalent experience considered
  • 8 - 12 years of experience in semiconductor/photonics wafer processing, with direct III-V/InP process experience
  • 2 - 3 years of experience in a lead, supervisory, or team leadership role in a wafer fab or similar high-volume manufacturing environment
  • Hands-on production experience across all wafer fab process areas (photolithography, PECVD, dry etch, wet etch, and metallization) required, with direct III-V/InP experience in each

Qualifications

  • Strong working knowledge of the complete wafer fab process flow for III-V devices, with the technical depth to supervise, troubleshoot, and cover all process areas: photolithography, PECVD, dry etch, wet etch, metallization, and in-line metrology
  • Demonstrated ability to step in and support any fab process area, and to cross-train and qualify technicians across modules to build flexible shift coverage
  • Demonstrated ability to lead and develop a technician and operator team in a high-volume production environment
  • Proven ability to manage throughput, cycle-time, and WIP targets and to prioritize competing demands
  • Working knowledge of SPC, root-cause analysis, and structured problem-solving methods
  • Strong understanding of cleanroom, chemical, and process gas safety requirements
  • Effective communication and collaboration with technicians, operators, engineers, planning, and management
  • Proficiency with MES or lot tracking systems and standard office software
  • Ability to work in a cleanroom environment for extended periods across multiple process bays
  • Ability to work around chemicals (acids, solvents), process gases, and precious metals with proper safety procedures
  • May require flexibility to support engineering runs, excursions, or production needs outside standard shift hours

The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description.

All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.

A reasonable estimate of the pay range for this position is $82,000 - $117,000. There are several factors taken into consideration in determining base salary, including but not limited to: job-related qualifications, skills, education and experience, as well as job location and the value of other elements of an employee's total compensation package.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,998,403 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
City of Industry
≈ $85k – $163k per year (Estimated) • Hybrid • Nationals only • 4+ years exp • Bachelor's Degree • Phoenix
Python
C++
C++
OpenGL
DevOps
RTOS
SpaceTech
DO-178C
Apply
≈ $107k – $197k per year (Estimated) • Hybrid • Nationals only • 6+ years exp • Bachelor's Degree • Phoenix
Python
C++
C++
OpenGL
DevOps
RTOS
Apply
≈ $78k – $150k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Lancaster
Apply
≈ $76k – $146k per year (Estimated) • Hybrid • Nationals only • 2+ years exp • Bachelor's Degree • Clearwater
Apply
≈ $111k – $204k per year (Estimated) • Hybrid • Nationals only • 5+ years exp • Bachelor's Degree • Phoenix
SpaceTech
DO-254
DO-160
Apply
≈ $77k – $146k per year (Estimated) • In office • 8+ years exp • PhD • Mesa
Chips/EDA
Statistical Process Control
JMP
SpaceTech
FMEA
Apply
≈ $9.5k – $22k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Philippines
Chips/EDA
Photolithography
PVD
Apply
≈ $111k – $210k per year (Estimated) • Hybrid • Bachelor's Degree • United States
Chips/EDA
Statistical Process Control
JMP
Apply
≈ $86k – $173k per year (Estimated) • In office • Full-Time • Switzerland
Chips/EDA
Statistical Process Control
Apply
$66k – $78k per year • In office • Nationals only • 8+ years exp • High School Diploma • Auburn
Chips/EDA
Statistical Process Control
Design
SolidWorks
SpaceTech
GD&T
Apply
≈ $140k – $260k per year (Estimated) • Hybrid • Full-Time • 10+ years exp • Bachelor's Degree • San Diego
Python
Cybersecurity
Mandiant capa
Chips/EDA
JMP
Advantest / Teradyne ATE
MedTech
CAPA
Apply
$116k – $216k per year • In office • Full-Time • 10+ years exp • Bachelor's Degree • San Diego • San Jose
Python
Verilog
SystemVerilog
VHDL
Perl
DevOps
CI/CD
Chips/EDA
UVM
Apply
$100k – $163k per year • Hybrid • Full-Time • 2+ years exp • Bachelor's Degree • San Jose
Python
C++
AI/ML
Claude
Apply
$130k – $200k per year • Hybrid • Full-Time • 8+ years exp • Bachelor's Degree • San Diego
Python
Verilog
SystemVerilog
DevOps
CI/CD
Chips/EDA
Synopsys VCS
Cadence Xcelium
Synopsys SpyGlass
UVM
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
$130k – $185k per year • In office • Full-Time • 7+ years exp • Master's Degree • Alhambra
Python
Chips/EDA
CVD
Statistical Process Control
JMP
Minitab
SpaceTech
FMEA
Apply
$95k – $140k per year • In office • 5+ years exp • City of Industry
Design
AutoCAD
Apply
Driver Helper 3 days ago
$42k per year • In office • Part-Time • City of Industry
Apply
≈ $107k – $196k per year (Estimated) • In office • Full-Time • 5+ years exp • Associate's Degree • City of Industry
Chips/EDA
Plasma Etch
PVD
Statistical Process Control
Apply
≈ $108k – $199k per year (Estimated) • In office • Full-Time • 5+ years exp • Associate's Degree • City of Industry
Chips/EDA
Photolithography
CVD
Statistical Process Control
Apply
≈ $107k – $196k per year (Estimated) • In office • Full-Time • 5+ years exp • Associate's Degree • City of Industry
Chips/EDA
Plasma Etch
CVD
Statistical Process Control
Apply
See all jobs
This is one of many
1,998,403 more open roles from verified company boards, updated every day.