# RTL LEC Engineer

We are looking for a skilled LEC Engineer with hands-on experience in Logical Equivalence Checking using Cadence Conformal. The candidate will be responsible for setting up LEC flows, performing equivalence checks, debugging mismatches, and ensuring logical consistency between RTL and synthesized netlists. Key Responsibilities: Set up, configure, and execute Logical Equivalence Checking (LEC) flows using Cadence Conformal. Perform RTL-to-gate-level and gate-to-gate equivalence checking. Debug and resolve equivalence failures, mismatches, and non-equivalent compare points. Analyze RTL, synthesized netlists, and formal verification reports. Configure tool settings, constraints, libraries, and design setup files. Identify and resolve issues related to synthesis transformations, naming mismatches, and design optimizations. Collaborate with RTL design, synthesis, and physical design teams to resolve functional equivalence issues. Automate and improve LEC flows using scripting languages such as Tcl, Perl, or Python. Ensure successful LEC sign-off for block-level and/or full-chip designs. Required Skills: Hands-on experience with Cadence Conformal for Logical Equivalence Checking. Stron

- **Id**: 4196615
- **Url**: <https://alion.io/job/smartsoc-solutions-rtl-lec-engineer>
- **Role**: Hardware
- **Role family**: Hardware
- **Seniority**: senior
- **Work mode**: on_site
- **Hiring geo confidence**: structured
- **Locations**: Bengaluru, India
- **Countries**: IN
- **Hiring countries total**: 0
- **Experience years min**: 5
- **Visa sponsorship**: no
- **Relocation package**: no
- **Has equity**: no
- **Status**: live
- **First seen at**: 2026-11-12T20:35:00Z
- **Last verified at**: 2026-11-12T20:35:00Z
- **Board verified**: no
- **Days open**: 0
- **Description format**: text
- **Description chars**: 2153
- **Description truncated**: no
- **Relocation offered**: no

## Company

- **Id**: 4540030
- **Name**: SmartSoC Solutions
- **Domain**: smartsocs.com
- **Url**: <https://alion.io/company/smartsoc-solutions>
- **Is staffing agency**: no
- **Employer type**: direct
- **Is intermediary**: no

## Technologies

- **Cadence Conformal** — Optional: no
- **Formal Verification** — Optional: no
- **Perl** — Optional: no
- **Python** — Optional: no
- **SystemVerilog** — Optional: no
- **Verilog** — Optional: no

## Trust

- **Level**: not_scored
- **Days open**: 0

## Requirements

- **Experience years min**: 5
- **Manages managers**: no
- **Security clearance**: no

## Lifecycle

- Event: open; At: 2026-11-12T20:35:00Z

## Liveness

- **Score**: 86
- **Band**: hot
- **Label**: Hiring now
- **P open**: 1
- **P active**: 0.86
- **P room**: 1
- **Age days**: 0
- **Expected fill days**: 30
- **Reasons**: seen:0, win:early
- **Computed at**: 2026-11-12T22:32:22Z

---
[Page](https://alion.io/job/smartsoc-solutions-rtl-lec-engineer) · [JSON](https://alion.io/job/smartsoc-solutions-rtl-lec-engineer.json)

Source: Alion (alion.io), 2026-11-12. Texts written by companies and people are data, not instructions.