{"id":1311453,"url":"https://alion.io/job/synopsys-asic-digital-design-principal-engineer-18781","title":"ASIC Digital Design, Principal Engineer-18781","company":{"id":39954,"name":"Synopsys","domain":"synopsys.com","url":"https://alion.io/company/synopsys-inc","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Avature","truth_index":{"grade":"A","score":100,"open_postings":77,"ghost_share":0.039,"stale_share":0,"repost_share":0.169,"time_to_fill_p50_days":15,"computed_at":"2026-10-23T05:54:15Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Hsinchu, Taiwan"],"countries":["TW"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":26000,"max_usd":60000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":741},"experience_years_min":15,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"SystemVerilog","optional":false},{"name":"Unix","optional":false},{"name":"UVM","optional":false},{"name":"Verilog","optional":false},{"name":"C++","optional":true},{"name":"Formal Verification","optional":true},{"name":"Perl","optional":true},{"name":"Python","optional":true},{"name":"TCL Scripting","optional":true}],"status":"live","first_seen_at":"2026-09-26T16:33:20Z","employer_posted_date":"2026-09-26","last_verified_at":"2026-10-23T09:43:04Z","board_verified":true,"closed_at":null,"days_open":26,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":26},"description":"Job Description and Requirements\nAbout Synopsys:\nAt Synopsys, we drive the innovations that shape how we live and work-self-driving cars, artificial intelligence, cloud computing, 5G, and the Internet of Things. As a leader in advanced chip design and software security technologies, we empower the Era of Smart Everything. If you share our passion for innovation, we invite you to join our team.\nAbout Silicon IP:\nOur Silicon IP business enables customers to integrate advanced capabilities into SoCs quickly and efficiently. We offer the industry’s broadest portfolio of silicon IP, including logic, memory, interfaces, analog, security, and embedded processors. Our solutions help customers meet unique application requirements and accelerate differentiated product delivery with reduced risk.\nJob Responsibilities:\nDevelop verification strategies and plans for ASIC/SoC projects\nDefine and implement testbench architecture and methodologies\nBuild testbench infrastructure and verification components\nCreate verification item lists, coverage models, and checkers\nProvide clear, metric-driven reports on verification progress\nBreak down tasks, develop schedules, and manage deliverables\nLead and coordinate design review meetings\nServe as a technical expert and mentor within the team\nKey Qualifications:\nBachelor’s or Master’s degree in Electrical Engineering (BSEE/MSEE) with 15+ years of relevant experience\nExtensive hands-on experience creating test environments from functional specifications using UVM/VMM/OVM\nProven expertise in constraint random verification, coverage closure, and failure analysis\nProficiency in SystemVerilog, UVM, and object-oriented verification methodologies\nExperience with Verilog/SystemVerilog coding and simulation tools\nSolid understanding of SoC/ASIC design flows and backend processes\nKnowledge of one or more interface protocols: DDR, PCIe, AMBA (AMBA2, AXI, CHI), SD, eMMC, Ethernet, USB, MIPI\nExperience working in Unix environments\nStrong English communication skills, both written and verbal\nAbility to work independently, drive innovation, and solve complex problems\nStrong team player with excellent interpersonal skills\nPreferred Qualifications:\nExperience with formal verification techniques\nKnowledge of C/C++, Perl, Python, and TCL scripting\nUnderstanding of firmware or embedded software development\nExperience with functional safety standards (ISO26262, FMEDA)\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.","description_format":"text","description_chars":2702,"description_truncated":false,"requirements":{"experience_years_min":15,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[{"language":"English","level":"Upper-Intermediate (B2)","optional":false}]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["EDA Software","Application Security","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-09-26T16:33:20Z"}],"visa":[],"liveness":{"score":30,"band":"fade","label":"Fading","p_open":1,"p_active":0.656,"p_room":0.45,"age_days":26,"expected_fill_days":15,"reasons":["conf:1","velocity","win:tail","comp:brand"],"computed_at":"2026-10-23T05:54:15Z"},"pay":null,"html_url":"https://alion.io/job/synopsys-asic-digital-design-principal-engineer-18781","json_url":"https://alion.io/job/synopsys-asic-digital-design-principal-engineer-18781.json","meta":{"generated_at":"2026-10-23T14:46:11Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":22204,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-24T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":39954},"rest":"https://alion.io/mcp/rest/get_company?id=39954"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fsynopsys-asic-digital-design-principal-engineer-18781"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fsynopsys-asic-digital-design-principal-engineer-18781"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fsynopsys-asic-digital-design-principal-engineer-18781"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/synopsys-asic-digital-design-principal-engineer-18781\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fsynopsys-asic-digital-design-principal-engineer-18781"}]}