412,433open jobs
14,112companies
70,830added this week
Browse all
Location
In office
Seniority
Principal
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

An enthusiastic and detail-oriented ASIC Digital Design Engineer with a passion for cutting-edge technology and a penchant for solving complex problems. You thrive in a collaborative environment and are adept at translating high-level requirements into robust and efficient designs. Your expertise, coupled with your strong understanding of digital design and verification methodologies,makes you an invaluable asset to any project. You have a deep understanding of verification methodologies and are proficient in using advanced verification tools and techniques. Your expertise allows you to work independently,taking on complex challenges, and delivering innovative solutions. You are proactive, with excellent communication skills that enable you to work effectively with cross-functional teams. Your ability to adapt quickly to new challenges and technologies ensures that you remain at the forefront of industry advancements.

What You’ll Be Doing:

* Designing and implementing verification environments to ensure the correctness of Interface IP protocols.

* Collaborating with design and architecture teams to identify and fix bugs.

* Performing all task related to verifying a complex digital IP including detailed test plans, functional coverage analysis and driving coverage closure.

* Mentoring and guiding junior verification engineers in best practices and methodologies.

* Conducting design and verification reviews and providing constructive feedback to improve overall quality and functionality.

* Documenting design specifications,test plans, and verification reports.

* Proficiency in System Verilog, UVM, SVA, and other verification techniques.

* Strong understanding of digital design and verification concepts.

* Excellent problem-solving skills and attention to detail.

The Impact You Will Have:

* Ensuring the delivery of high-quality, reliable ASIC designs that meet customer specifications.

* Enhancing the robustness and efficiency of our verification processes and methodologies.

* Contributing to the successful launch of Interface IP products, impacting various industries.

* Driving innovation and excellence within the verification team.

* Improving the overall performance and functionality of Synopsys' IP offerings.

* Fostering a culture of continuous improvement and technical excellence.

What You’ll Need:

* Proficiency in digital design and verification methodologies.

* Experience with developing testbenches using System Verilog and UVM.

* Expertise in using advanced verification techniques.

* Familiarity with scripting languages such as Python or Perl for automation.

Who You Are:

* Detail-oriented with a strong analytical mindset.

* Excellent communicator, able to convey complex technical concepts clearly.

* Collaborative team player who thrives in a dynamic environment.

* Proactive and self-motivated,with a commitment to continuous learning.

* A results-driven professional committed to delivering high-quality work.

* Mentor and leader, capable of guiding and developing junior engineers.

The Team You’ll Be A Part Of:

You will be part of a highly skilled and motivated verification team focused on delivering cutting-edge Interface IP solutions. The team is dedicated to maintaining the highest standards of quality and performance, working collaboratively to tackle complex verification challenges. You will have the opportunity to work alongside industry experts and contribute to the development of next-generation technologies.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
412,433 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
In office • 15+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Apply
In office • 12+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Perl
AI/ML
Copilot
Cursor
DevOps
GitHub
Chips/EDA
UVM
Formal Verification
Synopsys VC Formal
Apply
In office • 3+ years exp
Python
Go
Verilog
SystemVerilog
Perl
Go
Chi
Chips/EDA
UVM
Synopsys Verdi
Apply
In office • 15+ years exp
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
UVM
Apply
In office • 10+ years exp • Bachelor's Degree
Python
SystemVerilog
Chips/EDA
UVM
Synopsys Verdi
Apply
In office • 10+ years exp • Bachelor's Degree
Python
Go
JavaScript
TypeScript
C++
AI/ML
LangGraph
AutoGen
LangChain
Model Context Protocol
Embeddings
Prompt Engineering
Function Calling
AI Agents
Semantic Kernel
CrewAI
LLM
RAG
Google ADK
Hallucination
OpenAI
Human-in-the-Loop
LLM Guardrails
Tool Use
DevOps
GCP
Azure
CI/CD
Git
AWS
Docker
Kubernetes
Vector
Apply
In office • 12+ years exp • Bachelor's Degree
AI/ML
Embeddings
LLM
RAG
DevOps
GCP
Azure
AWS
Docker
Kubernetes
Cybersecurity
GDPR
Apply
AI, Sr Architect 1 hour ago
In office • 15+ years exp • Bachelor's Degree
Python
Go
JavaScript
C++
AI/ML
LangGraph
AutoGen
LangChain
Model Context Protocol
Embeddings
Prompt Engineering
Function Calling
AI Agents
Semantic Kernel
CrewAI
LLM
RAG
Google ADK
Hallucination
Human-in-the-Loop
LLM Guardrails
Tool Use
DevOps
GCP
Azure
CI/CD
Git
AWS
Docker
Kubernetes
Vector
Apply
In office • Bachelor's Degree
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Apply
In office • 6+ years exp • Master's Degree
Verilog
MATLAB
MATLAB
Simulink
Apply
See all jobs
This is one of many
412,433 more open roles from verified company boards, updated every day.