{"id":1311245,"url":"https://alion.io/job/synopsys-asic-digital-verification-design-principal-engineer-18386","title":"ASIC Digital Verification Design, Principal Engineer - 18386","company":{"id":39954,"name":"Synopsys","domain":"synopsys.com","url":"https://alion.io/company/synopsys-inc","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Avature","truth_index":{"grade":"A","score":100,"open_postings":79,"ghost_share":0.038,"stale_share":0,"repost_share":0.19,"time_to_fill_p50_days":14,"computed_at":"2026-10-19T05:45:15Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Austin, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":142000,"max_usd":271000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":576},"experience_years_min":8,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Machine Learning","optional":false},{"name":"Siemens ModelSim","optional":false},{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false}],"status":"live","first_seen_at":"2026-09-26T16:23:53Z","employer_posted_date":"2026-09-26","last_verified_at":"2026-10-19T17:12:13Z","board_verified":true,"closed_at":null,"days_open":23,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":23},"description":"Job Description and Requirements\nWe Are\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology powers the Era of Pervasive Intelligence, from AI infrastructure and cloud computing to autonomous systems and next-generation communications.\nAs the leader in chip design, verification, and silicon IP, Synopsys enables the world's top semiconductor companies to accelerate innovation and bring groundbreaking products to market faster. Join us and help shape the future of technology.\nThe Opportunity\nWe're looking for an experienced ASIC Verification Engineer who is passionate about solving complex protocol challenges and delivering world-class Interface IP solutions.\nIn this role, you'll work on industry-leading PCIe, CXL, DDR, and Ethernet technologies that serve as foundational building blocks for AI accelerators, data centers, networking platforms, and next-generation SoCs. You'll collaborate with architects, design engineers, and verification experts to ensure the quality, performance, and reliability of technology used by leading semiconductor companies worldwide.\nWhat You'll Do\nOwn verification of complex Interface IP solutions, including PCIe, CXL, DDR, and Ethernet technologies.\nArchitect, develop, and enhance scalable UVM-based verification environments and reusable verification IP.\nDefine verification strategies and test plans from specification review through product release.\nDevelop constrained-random, coverage-driven verification solutions using SystemVerilog and UVM.\nDrive functional coverage closure and verification signoff activities.\nDebug challenging RTL, protocol, and system-level issues while improving verification efficiency and automation.\nPartner closely with architecture, RTL, firmware, and systems teams to identify issues early and ensure robust product quality while also mentoring engineers contributing to verification methodology improvements across the organization.\nWhy This Role Matters\nThe Interface IP you help verify will be integrated into some of the world's most advanced semiconductor products. Your work will directly impact the performance, reliability, and success of technologies powering:\nAI and machine learning platforms\nCloud and hyperscale data centers\nHigh-performance computing systems\nNetworking and communication infrastructure\nAutomotive and intelligent edge applications\nWhat You'll Bring\nBSEE with at least 8 to 10+ years of direct industry experience with proven experience verifying complex ASIC or SoC designs.\nDeep expertise with SystemVerilog and UVM methodologies.\nStrong protocol knowledge in one or more of the following areas:\nPCI Express (PCIe), Compute Express Link (CXL), DDR Memory Interfaces, Ethernet\nExperience developing constrained-random and coverage-driven verification environments.\nStrong debugging and problem-solving skills spanning RTL, verification, and protocol compliance.\nExperience with industry-standard simulators such as VCS, ModelSim, or similar tools.\nAbility to independently drive technical initiatives while collaborating across geographically distributed teams.\nPreferred\nExperience with verification IP development, assertion-based verification and formal methodologies with knowledge of modern SoC architectures and high-speed communication interfaces.\nWhat Success Looks Like\nDeliver robust, high-quality verification solutions for complex Interface IP products.\nImprove verification coverage, reusability, and execution efficiency.\nInfluence verification methodologies and best practices across engineering teams.\nDrive successful product releases with exceptional quality standards.\nHelp develop the next generation of verification talent through technical mentorship and leadership.\nThe Team\nYou'll join a team of highly skilled verification engineers responsible for developing and verifying industry-leading Interface IP solutions. Working alongside experts in architecture, design, and verification, you'll tackle some of the semiconductor industry's most challenging technical problems while contributing to products deployed worldwide.\nWhy Synopsys\nAt Synopsys, you'll work on technology at the heart of the semiconductor ecosystem. Our IP, EDA, and silicon solutions enable innovation across AI, automotive, cloud computing, mobile, and high-performance computing markets.\nHere, you'll have the opportunity to:\nSolve complex technical challenges.\nWork alongside industry-recognized experts.\nInfluence products used across the global semiconductor industry.\nAdvance your technical leadership and career growth.\nContribute to technologies shaping the future of computing.\nRewards and Benefits\nSynopsys offers a comprehensive package of health, wellness, financial, and professional development benefits designed to support you throughout your career.\n#LI-SW1\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.\nIn addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.","description_format":"text","description_chars":5632,"description_truncated":false,"requirements":{"experience_years_min":8,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":["Equity","Professional development"],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["EDA Software","Application Security","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-09-26T16:23:53Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 178 · green card filings: 177","filings_12m":178,"filings_prev_12m":208,"green_card_filings_12m":177,"median_offered_wage_usd":157472,"route":null,"cap_exempt":false,"checked_at":"2026-10-15T11:24:14+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":61}],"liveness":{"score":31,"band":"fade","label":"Fading","p_open":1,"p_active":0.679,"p_room":0.45,"age_days":22,"expected_fill_days":14,"reasons":["conf:0","velocity","win:tail","comp:brand"],"computed_at":"2026-10-19T05:45:15Z"},"pay":null,"html_url":"https://alion.io/job/synopsys-asic-digital-verification-design-principal-engineer-18386","json_url":"https://alion.io/job/synopsys-asic-digital-verification-design-principal-engineer-18386.json","meta":{"generated_at":"2026-10-19T17:24:55Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":13217,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-20T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":39954},"rest":"https://alion.io/mcp/rest/get_company?id=39954"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fsynopsys-asic-digital-verification-design-principal-engineer-18386"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fsynopsys-asic-digital-verification-design-principal-engineer-18386"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fsynopsys-asic-digital-verification-design-principal-engineer-18386"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/synopsys-asic-digital-verification-design-principal-engineer-18386\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fsynopsys-asic-digital-verification-design-principal-engineer-18386"}]}