655,689open jobs
38,143companies
92,304added this week
Browse all
Location
In office
Seniority
Senior · 6+ years exp
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

Synopsys is at the heart of all the advanced silicon design, we supply the essential tools and intellectual properties to enable the semiconductor design, verification, and production. We’re powering all state-of-the-art design market with the world’s most advanced technologies for chip design and software security.

LPDDR PHY IP is a staple of the mixed-signal IP market, and Synopsys is the leading provider of LPDDR PHY IP products. All current and next-generation technologies are being developed by the LPDDR PHY IP team, both digital and analog components, complement each other in creating a high-performance, high-bandwidth, low-latency and low-power products.

We are looking for Sr. Staff ASIC Digital Design Engineer to join Synopsys LPDDR PHY IP team to innovate and develop the latest world-class market-leading DesignWare LPDDR PHY IP solution. Be part of a global diverse team that pushes boundaries on LPDDR PHY IP development and solution, your passion and expertise will shape the next generation of product innovation, performance, and efficiency.

Job Description

In this role, you will be in a leadership role to contribute to all phases of designs of DDR PHY IP from design specification to productization, including certain level of customer support into their SoCs.

Designing and micro-architecting LPDDR PHY IP writing Verilog and SystemVerilog code and design specification

Conduct simulation and analysis of designs working with Verification, Timing, DFT, and Power team members

Analyzing and fixing Lint, CDC/RDC, DFT, Timing, and power issues

Maintain and improve design automating flow and process

Required Skills

BS in Electrical Engineering and a minimum of 6 years of experience in complex technical development

Experience with synthesizable Verilog and System Verilog design concepts, coding, and implementation

Experience with front-end design flows such as linting, synthesis, timing investigation and closure, cross-domain clocking, DFT, and power optimization techniques

Exhibit excellent communication skills and be self-motivated

Understanding of memory and memory PHY architecture is a plus

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
655,689 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
$61k – $139k per year (Estimated) • In office • Bachelor's Degree • Amsterdam
Python
Verilog
C++
SystemVerilog
VHDL
Apply
$114k – $251k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Tel Aviv
Verilog
SystemVerilog
AI/ML
NVLink
Chips/EDA
Formal Verification
Apply
In office • 8+ years exp • PhD
Verilog
Apply
In office • 10+ years exp • Bachelor's Degree
Verilog
VHDL
Apply
In office • 10+ years exp • Bachelor's Degree
SystemVerilog
Chips/EDA
Cadence Xcelium
Siemens ModelSim
UVM
Apply
In office • 8+ years exp • PhD
Verilog
Apply
In office • 10+ years exp • Bachelor's Degree
Verilog
VHDL
Apply
In office • 8+ years exp
Python
Perl
Apply
In office • 10+ years exp • Bachelor's Degree
SystemVerilog
Chips/EDA
Cadence Xcelium
Siemens ModelSim
UVM
Apply
In office • 8+ years exp • Bachelor's Degree
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
See all jobs
This is one of many
655,689 more open roles from verified company boards, updated every day.