1,608,516open jobs
96,386companies
246,141added this week
Browse all
Location
In office (Boxborough)
Seniority
Principal · 18+ years exp

Confirmed on the employer's own hiring board on Oct 14, 2026. First seen by Alion on Oct 7, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys is an American software company founded in 1986 that supplies electronic design automation tools used to design and verify integrated circuits, together with a large portfolio of licensable semiconductor IP such as interface, memory and processor blocks. Its 2025 acquisition of Ansys added engineering simulation software for structures, fluids and electromagnetics, while it sold its application security business, now Black Duck, in 2024. Listed on Nasdaq, it hires applications engineers, SoC solutions engineers and R&D staff in the United States, India and Vietnam. The company is headquartered in Sunnyvale, California, United States.

Job Description and Requirements

We Are:

At Synopsys, our Silicon IP business is expanding to serve growing demand for special-purpose silicon. We are moving beyond traditional standards-based IP into application-optimized IP (AOIP), helping customers develop differentiated silicon tailored to specific workloads and system architectures. As AI drives demand for custom silicon across hyperscalers and system companies, we use our interface IP leadership, system expertise, and engineering scale to deliver optimized IP subsystems and platforms that accelerate time-to-market while improving performance and efficiency. The acceleration of frontier intelligence is fueling an unprecedented demand for compute power while increasing system complexity, and purpose-built silicon is reshaping the IP market.

You Are:

You are an experienced and passionate Analog Methodology Engineer with a deep understanding of mixed-signal circuit design principles and emerging AI/ML technologies. You thrive in a collaborative environment and work well with a cross-functional team of experts. Your hands-on experience with transistor-level simulation, reliability analysis, and static timing analysis (STA) sets you apart. You are proficient in scripting and automation, and you use those skills to streamline design processes and mentor other engineers. You apply AI and machine learning to analog circuit optimization, your knowledge spans analog and mixed-signal circuits, and you have a strong background in silicon IP release requirements. You are also credible with customers, product teams, and foundries, and you can turn methodology strategy into decisions other organizations will adopt. Your communication is clear, and you are self-motivated, detail-oriented, and committed to excellence.

What You’ll Be Doing:

The Analog Integration Team (AIT) exists to coordinate and accelerate methodology adoption across analog and adjacent engineering domains, including circuit-to-layout, circuit-to-timing, silicon-to-lab correlation, SI/PI integration, and other mixed-signal cross-domain workflows. In this role, you will:

  • Provide clear ownership for analog and adjacent-domain methodology areas.
  • Act as the focal point for customer-driven methodology requirements and integration challenges.
  • Be accountable for prioritization, adoption, stakeholder engagement, and execution.
  • Improve coordination across product teams and adjacent engineering organizations, including engagement with customers and foundries.
  • Support methodology for application-optimized IP and the special-purpose silicon customers are building for specific workloads and system architectures.

The Impact You Will Have:

  • Establish sustainable ownership for analog and adjacent-domain methodologies.
  • Improve responsiveness to customer methodology requirements.
  • Reduce ambiguity on methodology ownership and escalation paths.
  • Improve alignment between methodology strategy and execution.
  • Accelerate methodology adoption for strategic initiatives and customers, including application-optimized IP for special-purpose silicon.
  • Provide measurable accountability for methodology development, deployment, and customer engagement.

Who You Are:

  • You have a Bachelor's degree in Electrical Engineering, Computer Engineering, or a similar technical field; MSEE or PhD preferred.
  • You have 18-25 years of experience in IC design with a BSEE degree, or 15-18 years with an MSEE or PhD.
  • You have extensive expertise in analog and mixed-signal methodology, including circuit-to-layout, circuit-to-timing, silicon-to-lab correlation, SI/PI integration, and the workflow gaps between those steps.
  • You have deep enough knowledge of transistor-level design, CMOS fundamentals, reliability effects, and SPICE to judge whether a methodology will hold for a customer design.
  • You have experience turning customer methodology requirements into integration solutions.
  • You have proficiency in scripting and automation to prototype those flows, and the ability to apply AI where it improves them.
  • You determine the methods and procedures for new or specialized assignments, and you review and may approve the work of others.
  • You take on significant and unique issues, including cases where the important factors are not all explicit. You use independent judgment to select the methods, techniques, and evaluation criteria needed to achieve critical results.
  • You are the technical lead for customer methodology requirements. You champion the methodology and integration solutions that close the workflow gaps those requirements expose.
  • You communicate within and outside your function. You influence adjacent teams in ambiguous or sensitive situations, and you can represent the work to executive leadership when it is significant.
  • You partner with the automation and AI team to prototype, automate, and apply AI on these flows where it is useful.

The Team You’ll Be a Part Of: You will join the Analog Integration Team (AIT). AIT coordinates and accelerates methodology adoption across analog and adjacent engineering domains. The team owns those methods end-to-end: customer requirements, integration challenges, prioritization, stakeholder engagement, and execution. You will work with product teams, adjacent engineering organizations, and directly with customers and foundries. The team’s job is to turn methodology strategy into accountable action and to help strategic IP programs adopt it faster.

Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. Inclusive work culture supporting diverse backgrounds and experiences. Reasonable accommodations available throughout the recruitment and employment process. For accommodation requests, contact [email protected].

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,608,516 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Industrial Engineering
Similar stack
Same company
Boxborough
≈ $94k – $223k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Rancho Cucamonga
Apply
≈ $74k – $141k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Louisville
DevOps
Windows
Management
Outlook
Apply
≈ $55k – $99k per year (Estimated) • In office • 2+ years exp • Master's Degree • Rockford
Apply
$150k – $175k per year • In office • 8+ years exp • Hialeah
MATLAB
Apply
≈ $35k – $64k per year (Estimated) • In office • Internship • Bachelor's Degree • Hagerstown
Apply
≈ $74k – $186k per year (Estimated) • In office • Full-Time • 5+ years exp • PhD • Seoul
AI/ML
AI Agents
LLM
Agentforce
Machine Learning
Management
Outlook
Agile
Marketing
Salesforce
Apply
$112k – $172k per year • In office • 7+ years exp • Bachelor's Degree • Boston
AI/ML
Model Context Protocol
Prompt Engineering
AI Agents
Machine Learning
Design
Figma
Management
Agile
Scrum
Apply
≈ $16k – $31k per year (Estimated) • Hybrid • Internship • Brno
Python
AI/ML
Model Context Protocol
RAG
Machine Learning
DevOps
Red Hat
CI/CD
Kubernetes
Linux
Apply
In office
Python
SQL
AI/ML
TensorFlow
PyTorch
Machine Learning
Apply
Data Scientist 6 days ago
In office • 5+ years exp • Bachelor's Degree
Python
SQL
Databases
PostgreSQL
AI/ML
Spark
TensorFlow
PyTorch
Machine Learning
DevOps
Azure
Apply
≈ $124k – $250k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Sunnyvale
AI/ML
Machine Learning
DevOps
Unix
Chips/EDA
Synopsys Fusion Compiler
Management
Jira
Microsoft Office
Apply
≈ $13k – $33k per year (Estimated) • In office • Bachelor's Degree • Hyderabad
JavaScript
C++
Perl
Chips/EDA
Synopsys HSPICE
Siemens Calibre
Apply
≈ $54k – $108k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Montigny-le-Bretonneux
Cybersecurity
SOC 2
Apply
≈ $21k – $47k per year (Estimated) • In office • Bachelor's Degree • Hyderabad
JavaScript
C++
Perl
Chips/EDA
Synopsys HSPICE
Siemens Calibre
Apply
≈ $108k – $217k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Austin
Apply
In office • 10+ years exp • Boxborough
Apply
≈ $94k – $178k per year (Estimated) • In office • 7+ years exp • Bachelor's Degree • Boxborough
Design
SolidWorks
Apply
$68k – $80k per year • In office • Bachelor's Degree • Boxborough
Management
Outlook
Microsoft Office
Apply
≈ $42k – $77k per year (Estimated) • In office • Internship • Bachelor's Degree • Boxborough
Analytics
Microsoft Excel
Design
SolidWorks
AutoCAD
Apply
≈ $94k – $178k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Boxborough
Design
SolidWorks
Apply
See all jobs
This is one of many
1,608,516 more open roles from verified company boards, updated every day.