{"id":1515519,"url":"https://alion.io/job/synopsys-soc-engineering-principal-engineer-18586","title":"SoC Engineering, Principal Engineer-18586","company":{"id":39954,"name":"Synopsys","domain":"synopsys.com","url":"https://alion.io/company/synopsys-inc","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Avature","truth_index":{"grade":"A","score":100,"open_postings":88,"ghost_share":0.034,"stale_share":0,"repost_share":0.159,"time_to_fill_p50_days":10,"computed_at":"2026-10-05T05:45:15Z"}},"role":"Hardware","role_family":"Hardware","seniority":"lead","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Sunnyvale, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":165000,"max_usd":318000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":448},"experience_years_min":8,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Formal Verification","optional":false},{"name":"SystemVerilog","optional":false},{"name":"Verilog","optional":false}],"status":"live","first_seen_at":"2026-09-30T09:23:48Z","employer_posted_date":"2026-09-30","last_verified_at":"2026-10-06T00:11:10Z","board_verified":true,"closed_at":null,"days_open":5,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":5},"description":"Job Description and Requirements\nWe Are\nSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.\nYou Are:\nYou are a seasoned RTL design leader with a strong record of driving complex ASIC digital subsystems from concept to silicon. You bring the technical depth to define architecture, translate requirements into clear specifications, and deliver high-quality, first-time-right RTL for robust, scalable subsystem designs.\nYour background includes multiple successful tape-outs and deep experience working across design, verification, DFT, and implementation to bring complex programs to closure. You are fluent in industry-standard protocols such as UCIe, Ethernet, UALink, and AMBA, and you apply strong judgment in low power design, DFT architecture, and subsystem-level technical decision-making.\nWhat You Will Be Doing:\nLeading the subsystem lifecycle from requirements and architecture definition through release\nDeveloping subsystem architecture, functional specifications, and high-quality RTL micro-architecture\nDriving design quality through RTL linting, CDC, RDC, and close partnership with verification, DFT, and implementation teams\nIntegrating standard protocols such as UCIe, Ethernet, UALink, and AMBA into subsystem designs\nApplying low power and DFT design methodologies at the architectural level\nMentoring junior engineers and contributing to technical reviews and design excellence\nThe Impact You Will Have:\nDelivering high-performance digital IP subsystems that power next-generation silicon solutions\nEnabling first-time-right RTL, helping reduce verification cycles and accelerate time-to-market\nStrengthening subsystem quality, scalability, and interoperability through rigorous design practices\nInfluencing architectural decisions that shape the future of digital IP design at Synopsys\nContributing to a collaborative, innovative engineering culture through mentorship and technical leadership\nWhat You Will Need:\nBSEE, BSCE, MSEE, MSCE, or an advanced degree, plus 8+ years of direct experience in RTL design and subsystem architecture for complex ASIC or SoC projects\nStrong expertise in RTL coding using Verilog/System Verilog, along with linting, CDC, RDC, and formal verification tools\nExperience with standard protocols such as UCIe, Ethernet, UALink, and AMBA\nSolid knowledge of low power design methodologies, DFT architecture, and the broader ASIC design flow\nProven ability to lead cross-functional efforts from specification through silicon\nWho You Are:\nA strong technical leader with a growth mindset and a commitment to continuous learning\nA clear communicator who can work effectively across diverse technical teams\nA collaborative mentor who helps raise the performance of those around you\nAnalytical, detail-oriented, and driven to solve complex design challenges with quality and rigor\nAdaptable and resilient in a fast-moving, high-performance environment\nThe Team You Will Be A Part Of:\nYou will join the Synopsys Digital IP Subsystem team, a group focused on delivering high-performance, reliable, and scalable digital subsystems for global customers. The team values technical excellence, collaboration, and innovation, and plays an important role in advancing Synopsys leadership in engineering solutions from silicon to systems.\nRewards and Benefits:\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring proTop of Form\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.\nIn addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.","description_format":"text","description_chars":4755,"description_truncated":false,"requirements":{"experience_years_min":8,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":["Continuous learning","Equity"],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Incident Response","EDA Software","Application Security","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-09-30T09:23:48Z"}],"visa":[{"country":"US","licensed_sponsor":true,"evidence":"H-1B filings in 12 months: 178 · green card filings: 177","filings_12m":178,"filings_prev_12m":208,"green_card_filings_12m":177,"median_offered_wage_usd":157472,"route":null,"cap_exempt":false,"checked_at":"2026-10-03T21:08:04+00:00","sources":["US Department of Labor: LCA disclosure data (H-1B, H-1B1, E-3)","US Department of Labor: PERM disclosure data (green cards)"],"filings_for_role_12m":61}],"liveness":{"score":74,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.824,"p_room":0.9,"age_days":4,"expected_fill_days":10,"reasons":["conf:2","velocity","win:mid","comp:brand"],"computed_at":"2026-10-05T05:45:15Z"},"pay":null,"html_url":"https://alion.io/job/synopsys-soc-engineering-principal-engineer-18586","json_url":"https://alion.io/job/synopsys-soc-engineering-principal-engineer-18586.json","meta":{"generated_at":"2026-10-06T00:27:47Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler","counted_by":"address","units_charged":1,"used_today":554,"day_limit":5000,"remaining_today":4446,"minute_limit":60,"resets_at":"2026-10-07T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":39954},"rest":"https://alion.io/mcp/rest/get_company?id=39954"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fsynopsys-soc-engineering-principal-engineer-18586"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fsynopsys-soc-engineering-principal-engineer-18586"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fsynopsys-soc-engineering-principal-engineer-18586"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/synopsys-soc-engineering-principal-engineer-18586\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fsynopsys-soc-engineering-principal-engineer-18586"}]}