{"id":2589218,"url":"https://alion.io/job/synopsys-soc-engineering-sr-engineer-18430","title":"SOC Engineering, Sr Engineer - 18430","company":{"id":39954,"name":"Synopsys","domain":"synopsys.com","url":"https://alion.io/company/synopsys-inc","size_band":"5000+","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Avature","truth_index":{"grade":"A","score":100,"open_postings":83,"ghost_share":0.036,"stale_share":0,"repost_share":0.181,"time_to_fill_p50_days":14,"computed_at":"2026-10-16T05:45:00Z"}},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Ho Chi Minh City, Vietnam"],"countries":["VN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":17000,"max_usd":39000,"period":"year","method":"global_role_cell_scaled_by_country","sample_n":1655},"experience_years_min":6,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Cadence Xcelium","optional":false},{"name":"Formal Verification","optional":false},{"name":"HPC","optional":false},{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false}],"status":"live","first_seen_at":"2026-10-15T05:16:49Z","employer_posted_date":"2026-10-15","last_verified_at":"2026-10-16T21:33:45Z","board_verified":true,"closed_at":null,"days_open":1,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":1},"description":"Job Description and Requirements\nAlternate Job Titles\nASIC Verification Staff Engineer\nIP Verification Staff Engineer\nDesign Verification Staff Engineer\nSoC Verification Staff Engineer\nDigital Verification Staff Engineer\nWe Are\nSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.\nYou Are\nYou have spent years in verification knowing that finding the bug before tapeout is the difference between a product that ships and one that doesn't. You understand that a good testbench is not about coverage numbers on a dashboard, it is about building an environment that actually stresses the design in ways that matter. You think in corner cases. When someone describes a new protocol feature, you are already mentally mapping the sequences that will break it.\nYou are comfortable working in System Verilog and UVM, but you also know when to drop into directed tests because constrained random is missing something specific. Debugging does not frustrate you, it energizes you. You will spend hours in waveforms tracing a signal across clock domains because you know that is where the real work happens.\nWorking with RTL designers across time zones does not slow you down. You ask the right questions, align on what needs verification, and move forward even when the spec is still being written. At Synopsys, you will work on IP that powers everything from AI accelerators to autonomous vehicles.\nWhat You'll Be Doing\nDefine block and subsystem verification plans that map directly to design specifications and protocol requirements\nBuild UVM testbenches in System Verilog, including agents, scoreboards, coverage models, and assertion monitors\nWrite constrained random and directed tests that exercise protocol compliance, corner cases, and error injection scenarios\nDebug RTL and testbench failures using simulators and waveform analysis to root cause and resolve issues\nCollaborate with RTL designers and global verification engineers to align on design intent and coverage goals\nApply formal verification techniques to prove properties and close coverage gaps\nDrive verification closure by tracking coverage metrics and iterating on test plans until signoff\nThe Impact You Will Have\nYour verification work determines whether IP blocks integrate cleanly into customer SoCs or require costly respins\nYou will close critical coverage gaps that prevent silicon bugs from reaching production\nThe testbenches you build will be reused across multiple IP releases, multiplying your impact\nYour collaboration with designers will catch issues early, reducing debug cycles and accelerating tapeout\nYou will help establish verification best practices for a newly formed team in Ho Chi Minh City\nThe IP you verify will enable next generation AI, 5G, HPC, and automotive systems used worldwide\nWhat You'll Need\nBachelor's or Master's degree in Electrical Engineering, Computer Engineering, or Computer Science\n6+ years of hands-on design verification experience in the semiconductor industry\nStrong proficiency in System Verilog and UVM for building testbenches and implementing coverage\nWorking knowledge of at least one protocol such as AMBA, PCI Express, CXL, UCIe, Ethernet, HBM, or DDR\nExperience with industry standard simulators like VCS, Xcelium, or Questa, and version control systems\nSolid scripting skills in Python, Perl, or Tcl for automation and regression management\nWho You Are\nYou can take a protocol spec and translate it into a verification plan that covers what matters, not just what is easy to test\nWhen a regression fails before a milestone, you dig into the waveform and find the root cause instead of waiting for triage\nYou communicate clearly with RTL designers about what you found and what needs to change, without blame\nYou manage multiple verification tasks in parallel without losing track of coverage goals or debug priorities\nYou ask questions when something in the design does not make sense, and you do not assume someone else will catch it\nThe Team You'll Be Part Of\nYou will join the newly created Subsystem Verification Team in Ho Chi Minh City, working on high-speed silicon-proven interface IP solutions. This team is part of Synopsys' global IP organization and collaborates closely with RTL designers, architects, and verification engineers across multiple sites.\nRewards and Benefits\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.\nAt Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.","description_format":"text","description_chars":5241,"description_truncated":false,"requirements":{"experience_years_min":6,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Incident Response","EDA Software","Simulation & Digital Twin Software","Semiconductor IP & Chip Design Services"],"lifecycle":[{"event":"open","at":"2026-10-15T05:16:49Z"}],"visa":[],"liveness":{"score":90,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.903,"p_room":1,"age_days":1,"expected_fill_days":14,"reasons":["conf:2","velocity","win:early","comp:brand"],"computed_at":"2026-10-16T05:45:00Z"},"pay":null,"html_url":"https://alion.io/job/synopsys-soc-engineering-sr-engineer-18430","json_url":"https://alion.io/job/synopsys-soc-engineering-sr-engineer-18430.json","meta":{"generated_at":"2026-10-16T22:28:00Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":4098,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-17T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":39954},"rest":"https://alion.io/mcp/rest/get_company?id=39954"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fsynopsys-soc-engineering-sr-engineer-18430"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fsynopsys-soc-engineering-sr-engineer-18430"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fsynopsys-soc-engineering-sr-engineer-18430"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/synopsys-soc-engineering-sr-engineer-18430\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fsynopsys-soc-engineering-sr-engineer-18430"}]}