368,634open jobs
9,437companies
50,578added this week
Browse all
Location
In office
Seniority
Middle · 3+ years exp
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

General Information

Job Title

Field Application Engineer, Verification

Job ID

18508

Country

India

City

Bengaluru

Date Posted

28-Aug-2026

Job Category

Engineering

Job Subcategory

Applications Engineering

Hire Type

Employee

Remote Eligible

No

Descriptions & Requirements

Job Description and Requirements

Alternate Job Titles

  • Field Application Engineer, Verification
  • Senior Applications Engineer, RTL Signoff
  • Customer Success Engineer, Verification Solutions
  • Technical Application Engineer, Design Verification
  • Solutions Engineer, Verification and Low Power

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent years deep in RTL verification flows and you have learned that the hardest problems are rarely the ones in the datasheet. They show up three weeks before tapeout when a CDC violation surfaces in a corner case no one thought to model, or when a low power domain interaction breaks in ways the testbench never caught. You live for those moments because solving them well is what keeps chips from respinning.

You are equally comfortable reading SystemVerilog assertions, walking a customer through a SpyGlass run, and sitting with an R&D team to explain why a methodology needs to flex for a real design. You do not wait for someone to hand you a script. You write it, test it, and then show the customer how to own it themselves.

Working across time zones does not faze you. Neither does jumping into a customer war room when a project is stuck. You know that adoption is not about features, it is about trust, and trust comes from showing up, understanding the problem, and delivering something that actually moves the schedule forward. At Synopsys, you will work with semiconductor teams building the chips that power everything, and what you enable will matter.

What You'll Be Doing

  • Work directly with semiconductor design teams across the region to deploy and optimize Synopsys verification solutions including VC SpyGlass, VCS, VC LP, VC Formal, and Verdi
  • Debug complex RTL signoff issues in customer designs, CDC violations, lint errors, RDC problems, low power UPF conflicts, and formal property failures, and turn those into repeatable methodology improvements
  • Partner with Synopsys R&D and product validation teams to develop new flows, reproduce customer issues, and drive tool enhancements that solve real tapeout blockers
  • Lead technical engagements during critical project phases, onsite or remote, ensuring customers hit their verification milestones and tapeout schedules
  • Gather requirements from customer feedback and design challenges, translate them into flow improvements, and work with product teams to prioritize and track delivery
  • Coordinate with account managers and technical account managers to shape customer strategies, drive tool adoption, and support business growth across your accounts
  • Train customer engineering teams on verification methodologies, tool usage, and best practices that reduce verification cycle time and improve signoff quality

The Impact You Will Have

  • Enable customers to close CDC, lint, and low power signoff weeks or months faster by deploying the right methodology at the right time in their flow
  • Reduce customer respins by catching critical RTL issues early, before they reach gate-level or silicon
  • Drive adoption of Synopsys verification tools across new projects and teams, expanding footprint and deepening technical relationships with key accounts
  • Influence Synopsys product roadmaps by surfacing real customer pain points and working with R&D to deliver features that matter
  • Build repeatable flows and reference methodologies that scale across multiple customer projects and design teams
  • Strengthen customer confidence in Synopsys solutions by being the engineer they call when something breaks and needs to get fixed now
  • Contribute to the success of chips powering AI, automotive, mobile, and cloud infrastructure by ensuring verification does not become the bottleneck

What You'll Need

  • BE/BTech/ME/MTech in Electronics Engineering, Computer Science, or Microelectronics with 3-5 years of hands-on industry experience in ASIC design or verification
  • Strong command of VHDL, Verilog, and SystemVerilog RTL, and a solid understanding of ASIC design and verification flows from RTL to tapeout
  • Proven experience with RTL signoff flows including linting, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), and property checking using static and formal verification tools
  • Hands-on work with low power verification techniques using UPF or CPF, and experience debugging power intent issues in real designs
  • Exposure to simulation and verification methodologies including directed tests, constrained random testing, assertions, coverage-driven verification, and gate-level simulation (GLS)
  • Working knowledge of Synopsys EDA tools such as VC SpyGlass, VCS, VC LP, VC Formal, FishTail, or Verdi is a strong plus
  • Comfort working in ambiguity, you can take a vague customer problem, ask the right questions, and turn it into a clear technical plan

Who You Are

  • You can walk into a customer meeting, listen to a verification challenge, and sketch out a solution approach on the whiteboard that the team actually believes in
  • You are the kind of engineer who does not just report a tool issue, you create a minimal reproducible test case, propose a workaround, and follow up until it is resolved
  • Working across global teams and time zones does not slow you down, you coordinate effectively, keep stakeholders aligned, and do not let details fall through the cracks
  • You know how to explain a complex CDC violation or formal proof failure to a design lead in a way that makes sense without oversimplifying the technical reality
  • You build relationships by being reliable, when you say you will deliver a flow or a debug session, it happens
  • You are curious about what is coming next in chip design, AI workloads, automotive safety, advanced nodes, and you want to be part of enabling it

The Team You'll Be Part Of

You will join the Customer Success Group, a global team that partners directly with semiconductor companies to solve high-value verification and design problems. The team works closely with R&D, product validation, account management, and technical account managers to drive adoption of Synopsys solutions and ensure customer projects succeed through tapeout. You will be part of a regional applications engineering team supporting customers across India, collaborating with engineers worldwide, and contributing to methodologies that scale across the business.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

  • Back to job list

Apply

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
368,634 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
$124k – $208k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Austin • San Jose
C++
Python
SystemVerilog
Chips/EDA
Formal Verification
Apply
RTL Design Engineer 2 hours ago
$87k – $168k per year (Estimated) • In office • Full-Time • 2+ years exp • Bachelor's Degree • Austin • Phoenix • Hillsboro
Assembly
Perl
Python
SystemVerilog
Verilog
VHDL
Chips/EDA
Synopsys Design Compiler
Apply
$84k – $163k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Folsom
SystemVerilog
Verilog
Chips/EDA
UVM
Apply
$65k – $174k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Erlangen
SystemVerilog
VHDL
DevOps
CI/CD
Chips/EDA
Xilinx Vivado
Apply
$61k – $148k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Erlangen
C++
Python
SystemVerilog
VHDL
DevOps
CI/CD
Apply
Synopsys 1 day ago
$165k – $247k per year • In office • 12+ years exp • PhD • Austin
MATLAB
Python
Chips/EDA
Ansys HFSS
Ansys SIwave
Keysight ADS
Synopsys HSPICE
Apply
Synopsys 1 day ago
In office • 8+ years exp • Bachelor's Degree
Perl
Python
Chips/EDA
Synopsys Fusion Compiler
Synopsys PrimePower
Synopsys PrimeTime
Synopsys StarRC
Apply
Synopsys 1 day ago
In office • 10+ years exp
SystemVerilog
Verilog
VHDL
Chips/EDA
UVM
Apply
Synopsys 1 day ago
In office • 2+ years exp • Bachelor's Degree
JavaScript
Design
3ds Max
Figma
Fusion 360
InVision
Sketch
SolidWorks
Zeplin
Apply
Synopsys 1 day ago
$116k – $173k per year • In office • 8+ years exp • Bachelor's Degree
ABAP
Apply
See all jobs
This is one of many
368,634 more open roles from verified company boards, updated every day.