1,646,748open jobs
98,762companies
255,228added this week
Browse all
Salary
≈ $84k – $145k per year (Estimated)
Location
In office (Nepean)
Seniority
Principal · 6+ years exp

Confirmed on the employer's own hiring board on Oct 14, 2026. First seen by Alion on Oct 14, 2026. Synopsys scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Synopsys is an American software company founded in 1986 that supplies electronic design automation tools used to design and verify integrated circuits, together with a large portfolio of licensable semiconductor IP such as interface, memory and processor blocks. Its 2025 acquisition of Ansys added engineering simulation software for structures, fluids and electromagnetics, while it sold its application security business, now Black Duck, in 2024. Listed on Nasdaq, it hires applications engineers, SoC solutions engineers and R&D staff in the United States, India and Vietnam. The company is headquartered in Sunnyvale, California, United States.

Job Description and Requirements

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You have spent years bringing silicon to life, and you know the moment when a test chip boot is just the beginning. You look at an eye diagram and know whether the problem is in silicon, the firmware, the board, or the test setup, and you do not stop until you know which one. The hardest part of validation is not running the test; it is designing the test that actually tells you something useful.

You are comfortable in the lab with an oscilloscope in one hand and a Python script in the other, moving between electrical measurements and data analysis without losing sight of what you are trying to prove. You do not wait for perfect documentation. You work with what you have, ask the right questions, and build the characterization plan that gets the team to release.

You push back when a test plan is too shallow or when a root cause analysis stops one layer too early. You have mentored engineers through their first silicon bring-up, and you know how to translate a messy debug session into a clear technical recommendation that design, firmware, and product teams can actually act on.

What You'll Be Doing

  • Lead first-silicon bring-up and validation for DDR6, DDR5, LPDDR6/X, LPDDR5/5X, MRDIMM, and HBM test chips and evaluation platforms
  • Develop and execute validation plans covering functionality, parametric characterization, margin analysis, and reliability testing across voltage, frequency, process, and temperature corners
  • Perform electrical characterization including eye diagram analysis, jitter measurements, timing margins, VREF optimization, power consumption, and signal integrity metrics, correlating silicon results against simulation and design expectations
  • Drive systematic debug and root cause analysis of silicon, firmware, board, and test infrastructure issues using lab instrumentation, data analytics, and cross-functional collaboration with design and firmware teams
  • Build automated validation frameworks and reusable test infrastructure using Python, C/C++, and scripting tools to improve efficiency, data collection, and characterization workflows
  • Lead the development of complex multilayer PCB designs for silicon characterization platforms, validation boards, and customer evaluation kits, including architecture definition, schematic review, component selection, and layout oversight
  • Generate characterization reports, present silicon performance data and debug findings to stakeholders and customers, and maintain validation documentation to support release readiness and customer engagements

The Impact You Will Have

  • Accelerate time to market for next-generation memory PHY products by driving validation closure and sign-off readiness for DDR6, LPDDR6, HBM, and MRDIMM silicon
  • Ensure silicon performance, functionality, and reliability meet design specifications and customer expectations, reducing the risk of field issues and customer escalations
  • Build validation methodologies and automated test frameworks that become the foundation for future product generations and improve team efficiency across programs
  • Influence design and firmware quality by providing data-driven feedback during silicon debug and root cause analysis, catching issues before they reach customers
  • Enable customer success by delivering accurate characterization data, supporting issue replication and resolution, and presenting silicon performance with clarity and confidence
  • Strengthen team capability by mentoring junior engineers, sharing validation best practices, and leading technical workstreams on major silicon programs
  • Improve lab infrastructure and processes through equipment selection, validation database development, and process enhancements that benefit the broader engineering organization

What You'll Need

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Engineering Physics, or related discipline
  • 6+ years of semiconductor industry experience in silicon validation, characterization, test, or product engineering with proven experience bringing up and validating complex mixed-signal or high-speed interface products
  • Strong understanding of DDR/LPDDR/HBM protocols, high-speed interfaces, Interface IP/PHY architectures, and digital and mixed-signal semiconductor design concepts
  • Experience in PCB board design & understanding of signal integrity, and power integrity concepts
  • Hands-on experience with lab instrumentation including oscilloscopes, logic analyzers, power analyzers, SMUs, pattern generators, and Automated Test Equipment (ATE) along with test program generation
  • Experience performing statistical analysis, correlation studies, margin analysis, failure analysis, and root cause investigations with the ability to interpret large datasets and drive engineering decisions
  • Experience with scripting any programming languages such as MATLAB/ Python/ Visual Basic/ TCL/ PERL as well C/C++ & test automation
  • In-depth understanding of JEDEC, automotive qualification standards and specifications and reliability testing.
  • Experience with DDR5, LPDDR6, LPDDR5X, HBM3/HBM4 technologies is a plus.

Who You Are

  • You drive complex technical problems independently across multiple disciplines without waiting for direction
  • You diagnose whether a failure is silicon, firmware, board, or test setup and make the call quickly
  • You translate technical findings into clear recommendations that design, firmware, and customer teams can act on
  • You mentor junior engineers through their first characterization projects without taking over the work
  • You push back when validation coverage is thin or root cause stops at correlation instead of causation
  • You treat documentation as part of the deliverable, not an afterthought

The Team You'll Be Part Of

You will join the growing Nepean lab team focused on validating Synopsys' memory interface IP portfolio. This is a hands-on lab environment where you will work closely with firmware and design groups to bring new IP from silicon bring-up through production release. The team operates at the intersection of design intent and real-world silicon behavior, and your work will directly inform product readiness and customer deployments.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact [email protected].

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,646,748 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Nepean
≈ $103k – $173k per year (Estimated) • In office • Full-Time • 8+ years exp • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
DevOps
HPC
Chips/EDA
Synopsys Fusion Compiler
Cadence Genus
Apply
≈ $102k – $171k per year (Estimated) • In office • Full-Time • 4+ years exp • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
≈ $102k – $171k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Vancouver
Python
SystemVerilog
Perl
TCL Scripting
Chips/EDA
UVM
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
Research Associate 4 hours ago
≈ $63k – $132k per year (Estimated) • In office • Master's Degree • Edmonton
Python
C++
VHDL
MATLAB
C++
PyTorch C++
MATLAB
Simulink
AI/ML
PyTorch
Time Series Forecasting
Machine Learning
Robotics
Digital Twin
Apply
≈ $70k – $124k per year (Estimated) • In office • Secret • Full-Time • 4+ years exp • Bachelor's Degree • Ottawa
Python
Java
DevOps
Linux
Apply
≈ $89k – $150k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Nepean
Python
C++
MATLAB
Visual Basic
Apply
≈ $89k – $150k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Nepean
Python
C++
MATLAB
Visual Basic
Apply
≈ $91k – $153k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Nepean
Chips/EDA
Cadence Allegro
Apply
≈ $57k – $107k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Nepean
Python
C++
MATLAB
Visual Basic
Apply
≈ $88k – $153k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Nepean
SystemVerilog
DevOps
Linux
Chips/EDA
UVM
Apply
See all jobs
This is one of many
1,646,748 more open roles from verified company boards, updated every day.