573,000open jobs
23,970companies
78,613added this week
Browse all
Location
In office
Seniority
Senior
Overview
Company
Impact
Profile match
Synopsys (NASDAQ: SNPS) is a premier American multinational technology corporation and the global leader in Electronic Design Automation (EDA), semiconductor intellectual property (IP), and software security and quality solutions. Headquartered in Sunnyvale, California, and led by CEO Sassine Ghazi, Synopsys operates on a B2B enterprise software, proprietary semiconductor IP licensing, and silicon engineering services model.

Job Description and Requirements

ZeBu Application Engineer

Location: SH

Synopsys is uniquely positioned to offer the most complete verification solution in market today. ZeBu is the emulation platform of Synopsys verification flow, it’s the industry’s performance & capacity in Emulation.

As a Senior AE for emulation, candidate will be responsible for successful deployment of Synopsys emulation solution to a growing customer base in China.

The AE responsibilities include onsite deployment of industry emulation technologies, creation of technical collateral, defining new methodology, and product support, testing and writing specifications for enhancement.

Candidate will be responsible to interact with and support customers, sales, and marketing, and help analyze and resolve complex design verification and software validation issues for customers cutting edge ASIC/SoC designs.

The position offers a great opportunity to grow by learning state-of-art verification flows from Synopsys.

Requirements:

MS or PhD majored in EE with more than 3 years of IC design/verification/emulation/FPGA prototyping experiences.

Real project experience in ASIC/SoC emulation or FPGA based design and verification, and good expertise on popular emulators like Palladium/Veloce/Zebu or FPGA compile/runtime/debug are required.

Good knowledge of high-level design methodologies and strong communication skills are required.

Ability to work with customers and R&D teams is important. Proficient with HDL (Verilog/VHDL), HVL(e/vera/systemverilog), C/C++, Unix, and having a strong understanding of ASIC design flows, VLSI, and/or CAD-engineering.

Experience on VMM/OVM/UVM and knowledge of simulator-emulator co-emulation are preferred.

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, IP integration, and simulation and analysis, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
573,000 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
$30k – $85k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
AI/ML
NVLink
Chips/EDA
Formal Verification
Apply
$21k – $47k per year (Estimated) • In office • Full-Time • 3+ years exp • Moscow
Verilog
SystemVerilog
Chips/EDA
Xilinx Vivado
Apply
Staff Engineer 9 hours ago
$41k – $88k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Bengaluru
Python
Go
Java
C++
DevOps
GCP
Azure
AWS
Docker
Analytics
A/B Testing
Apply
$197k – $225k per year • In office • Full-Time • 4+ years exp • Bachelor's Degree • San Jose • San Francisco • McLean • Cambridge • New York
Python
Go
Java
C#
C++
Scala
C++
PyTorch C++
AI/ML
NeMo Guardrails
PyTorch
LLM
Hugging Face
LLM Guardrails
DevOps
GCP
Azure
AWS
Apply
Remote/Hybrid • Full-Time • Wrocław
C++
C++
CMake
DevOps
Git
Docker
Kubernetes
IoT
FreeRTOS
Management
Jira
Apply
In office • 5+ years exp
TCL Scripting
Chips/EDA
Synopsys PrimeTime
Apply
In office • 10+ years exp • Bachelor's Degree
Python
Perl
Chips/EDA
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys StarRC
Ansys RedHawk
Apply
In office • 10+ years exp
Apply
In office • 5+ years exp • Bachelor's Degree
Apply
In office • 3+ years exp • Master's Degree
Apply
See all jobs
This is one of many
573,000 more open roles from verified company boards, updated every day.