{"id":2840540,"url":"https://alion.io/job/teledyne-flir-fpga-design-engineer-2","title":"FPGA Design Engineer","company":{"id":176498,"name":"Teledyne FLIR","domain":"flir.com","url":"https://alion.io/company/teledyne-flir","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Workday","truth_index":{"grade":"B","score":77,"open_postings":98,"ghost_share":0,"stale_share":0.908,"repost_share":0,"time_to_fill_p50_days":40,"computed_at":"2026-10-19T05:45:15Z"}},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":"full_time","work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Tucson, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":97000,"max_usd":177000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":1301},"experience_years_min":5,"visa_sponsorship":false,"relocation_package":false,"has_equity":true,"technologies":[{"name":"Verilog","optional":false},{"name":"VHDL","optional":false},{"name":"Xilinx Vivado","optional":false}],"status":"live","first_seen_at":"2026-10-15T00:00:00Z","employer_posted_date":"2026-10-15","last_verified_at":"2026-10-19T23:00:26Z","board_verified":true,"closed_at":null,"days_open":5,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":5},"description":"Be visionary\nTeledyne Technologies Incorporated provides enabling technologies for industrial growth markets that require advanced technology and high reliability. These markets include aerospace and defense, factory automation, air and water quality environmental monitoring, electronics design and development, oceanographic research, deepwater oil and gas exploration and production, medical imaging and pharmaceutical research.\nWe are looking for individuals who thrive on making an impact and want the excitement of being on a team that wins.\nJob Description\nTeledyne Photometrics designs and manufactures high-performance Scientific CMOS, CCD and EMCCD camerasthat support demanding, quantitative bio-research.\nJob Summary: The FPGA Design Engineer will be responsible for all aspects of design and top-level integration of FPGA embedded systems used for the control of high-speed scientific CMOS cameras for Life Science, Physical Science and Astronomy applications. With expertise in FPGA system development and VHDL/Verilog module design, the successful candidate will optimize digital module development, architectural partitioning, and floor planning to maximize system performance and create and leverage opportunities for IP re-use across multiple hardware platforms.\nKey Duties and Responsibilities:\nDesign and develop digital systems on FPGA.\nDrive FPGA top level integration, floor planning and timing closure.\nIntegrate VHDL/Verilog modules, IP subsystems and embedded microprocessors.\nDevelop and maintain system level simulation environments.\nMeet challenging power consumption and speed requirements.\nRequired Skills and Experience\nMS degree in Electrical Engineering or similar.\n5+ years’ experience with FPGA RTL (VHDL/Verilog) module development using Intel Quartus (preferred) or Xilinx Vivado.\nExpertise in FPGA system integration including designs incorporating RTL modules, IP functions and subsystems, and embedded microprocessor and SoCs.\nExpertise with FPGA floor planning, synthesis, and timing closure.\nFPGA system definition tools (Intel Qsys / Platform Designer or similar).\nPartial and dynamic reconfigurable logic in FPGA.\nCommunication protocols: USB, UART, SPI, I2C, Ethernet\nHigh-speed interfaces: LVDS, SERDES, PCIE Gen3/4, CoaXPress, USB 3.2\nMemory controllers for DDRx\nCitizenship Requirements\nDue to the type of work at the facility and certain access restrictions, successful applicants must be a U.S. Citizen or Green Card holder.\nWhat can Teledyne offer YOU?\nA Competitive Salary & Benefits Package\nExcellent Health, Dental, Vision\nPaid Vacation Time\nPaid Sick Time\nLife Insurance Benefits\nPaid Holidays\n401(k) Eligibility\nEmployee Stock Purchase Plan\nEducational Tuition Reimbursement\nTeledyne and all of our employees are committed to conducting business with the highest ethical standards. We require all employees to comply with all applicable laws, regulations, rules and regulatory orders. Our reputation for honesty, integrity and high ethics is as important to us as our reputation for making innovative sensing solutions.\nTeledyne is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability or veteran status, age, or any other characteristic or non-merit based factor made unlawful by federal, state, or local laws.","description_format":"text","description_chars":3423,"description_truncated":false,"requirements":{"experience_years_min":5,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"master","optional":false},"security_clearance":false,"languages":[]},"benefits":["Life insurance"],"hiring_locations":[{"name":"United States","iso":"US","kind":"country"}],"hiring_excludes":[],"relocation_offered":false,"industries":["C4ISR","Defense Manufacturing","Video Surveillance","Machine Vision & 3D Cameras"],"lifecycle":[{"event":"open","at":"2026-10-19T08:52:09Z"}],"visa":[],"liveness":{"score":86,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.86,"p_room":1,"age_days":5,"expected_fill_days":40,"reasons":["conf:3","win:early","comp:brand"],"computed_at":"2026-10-20T02:53:09Z"},"pay":null,"html_url":"https://alion.io/job/teledyne-flir-fpga-design-engineer-2","json_url":"https://alion.io/job/teledyne-flir-fpga-design-engineer-2.json","meta":{"generated_at":"2026-10-20T02:53:09Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":3179,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-21T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":176498},"rest":"https://alion.io/mcp/rest/get_company?id=176498"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fteledyne-flir-fpga-design-engineer-2"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fteledyne-flir-fpga-design-engineer-2"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fteledyne-flir-fpga-design-engineer-2"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/teledyne-flir-fpga-design-engineer-2\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fteledyne-flir-fpga-design-engineer-2"}]}