{"id":2460049,"url":"https://alion.io/job/texas-instruments-design-verification-engineer-3","title":"Design Verification Engineer","company":{"id":36400,"name":"Texas Instruments","domain":"ti.com","url":"https://alion.io/company/texas-instruments","size_band":"1001-5000","is_staffing_agency":false,"employer_type":"direct","is_intermediary":false,"listed_via":null,"ats_vendor":"Oracle","truth_index":{"grade":"B","score":75,"open_postings":99,"ghost_share":0,"stale_share":1,"repost_share":0,"time_to_fill_p50_days":null,"computed_at":"2026-10-13T05:45:00Z"}},"role":"Hardware","role_family":"Hardware","seniority":"staff","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Dallas, United States"],"countries":["US"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":129000,"max_usd":234000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":469},"experience_years_min":10,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"Perl","optional":true},{"name":"Python","optional":true},{"name":"SystemVerilog","optional":true},{"name":"UVM","optional":true},{"name":"Verilog","optional":true},{"name":"VHDL","optional":true}],"status":"live","first_seen_at":"2026-10-13T14:36:56Z","employer_posted_date":"2026-10-13","last_verified_at":"2026-10-14T00:57:52Z","board_verified":true,"closed_at":null,"days_open":0,"trust":{"level":"ok","repost_count":null,"flags":[],"days_open":0},"description":"Change the world. Love your job.\nThis Design Verification Engineer role offers the opportunity to drive, define, and utilize industry leading design verification methodologies, tools, and flows to ensure that differentiated SoCs and IP meet all functional and quality specifications. You will be expected to learn the SoC/IP functionality and the system context to build comprehensive verification test plans and milestone-based schedules. This role offers the opportunity to learn the complex SoC development process and interact with various functional teams spanning systems, design, software, and applications. The set of IPs covers Multimedia IPs, Vision IPs, Data movement IPs, interconnect, safety, security, Realtime functionality and broader infrastructure IPs to help develop Embedded Processors.\nYou will work with an IP DV team driving verification while helping to find innovative solutions to customers’ problems through “out of the box thinking” to deliver highly differentiated products. Candidates must have both good communication skills and solid digital design verification experience. IP design verification team will have a charter to verify infrastructure IP’s enabling automotive and industrial processors. You will interface with various engineering teams within Processor including SoC design, verification, validation, test, systems, SW, applications and marketing to successfully help verify new IPs from concept to design. Expertise in Data movement and bus protocols (AMBA, OCP etc) is must and knowledge of interrupt, security, safety, coherence is desirable. You will be a core member in the IP design team driving flawless execution\nJob Responsibilities:\nArchitecting, developing, and driving module and system-level test strategies, performance validation, verification plans, testbenches, functional models, and test cases.\nPromoting and advancing verification methodologies for complex digital logic using C/UVM testbenches, ranging from block-level to full system/SoC.\nCreating, executing, enhancing, and debugging simulation test cases using coverage-driven, constrained-random stimulus.\nDefining and implementing functional coverage and driving coverage closure.\nDebugging complex designs to identify the root cause of problems.\nCollaborating across verification teams to promote the reuse of components.\nVerifying SoCs in emulation environments and performing post-silicon verification, characterization, and debug.\nInterfacing with third-party vendors to help drive delivery milestones and quality.\nWorking closely with IP verification teams to help build IP verification plans and tests, and to support functional debugging.\nSupporting IP during silicon bring-up activities, test program development, customer engagement, and silicon/application debug.\nAs a member of the Embedded Processors team, you will be working on state-of-the-art processors and microcontrollers to make the world smarter, safer, and greener. These products are the heart of autonomous vehicles, intelligent robots, electric vehicles, and energy efficient homes and push the boundaries of technology integrating high-speed interface controllers, networking accelerators, deep learning accelerators, DSPs, ARM/RISC-V compute cores, vision analytics, security, and multimedia. You will help build products that will transform the world by making technology reachable, affordable and accessible for all.\n Minimum Requirements\nBachelor’s degree in Electrical/Computer Engineering, Computer Science, or a related field.\n10+ years of experience in Design Verification (DV) or Design development.\nExpertise in data movement, SoC integration concepts, and bus protocols (e.g., AMBA: AXI, CHI, AHB, APB, etc.), with exposure to DMA, Cache, ARM CPU cores, and DDR as well as proficiency in Verilog.\nExperience with simulation tools (e.g., NCsim), code coverage, and debug tools\nPreferred Qualifications\nA strong understanding of digital functionality and exposure to digital design methodologies.\nThe ability to derive a DV plan and support existing designs, even when working with sparse legacy documentation.\nFamiliarity with verification environments to actively participate in functional debugging.\nAbility to take initiative and drive results while working with team members across various time zones.\nProven ability to own design deliverables and manage schedules.\nStrong problem-solving skills using a systematic approach.\nExperience with SystemVerilog and VHDL.\nIn-depth knowledge of bus protocols, including AXI, CHI, AHB, APB, and OCP.\nProficiency in scripting languages such as Tcl, Perl, and Python.\nExperience with silicon debug using Automated Test Equipment (ATE) and bench characterization environments.\nStrong analytical and systematic problem-solving skills.\nExcellent verbal and written communication skills.\nAbility to work collaboratively within cross-functional teams.\nStrong time management skills with a proven track record of on-time project delivery.\nAbility to thrive in a fast-paced and rapidly changing environment.\nProven ability to take initiative and drive results.","description_format":"text","description_chars":5103,"description_truncated":false,"requirements":{"experience_years_min":10,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":{"level":"bachelor","optional":false},"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":["Processors, MCUs & AI Chips","Semiconductor Manufacturing","Analog & Power Semiconductors"],"lifecycle":[{"event":"open","at":"2026-10-13T17:11:14Z"}],"visa":[],"liveness":{"score":86,"band":"hot","label":"Hiring now","p_open":1,"p_active":0.86,"p_room":1,"age_days":0,"expected_fill_days":36,"reasons":["conf:1","win:early","comp:brand"],"computed_at":"2026-10-14T02:06:52Z"},"pay":null,"html_url":"https://alion.io/job/texas-instruments-design-verification-engineer-3","json_url":"https://alion.io/job/texas-instruments-design-verification-engineer-3.json","meta":{"generated_at":"2026-10-14T02:06:52Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":3120,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-15T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":36400},"rest":"https://alion.io/mcp/rest/get_company?id=36400"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Ftexas-instruments-design-verification-engineer-3"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Ftexas-instruments-design-verification-engineer-3"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Ftexas-instruments-design-verification-engineer-3"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/texas-instruments-design-verification-engineer-3\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Ftexas-instruments-design-verification-engineer-3"}]}