1,803,642open jobs
104,044companies
271,979added this week
Browse all
Salary
≈ $161k – $306k per year (Estimated)
Location
In office (San Jose)
Seniority
Principal · 10+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 17, 2026. First seen by Alion on Aug 14, 2026. TYLsemi scores A on the Alion truth index.

Overview
Company
Impact
Profile match
TYLsemi is a chiplet-first semiconductor company that develops production-ready chiplets and infrastructure IP for connectivity, power delivery and interconnect in AI and high-performance computing systems, with corporate headquarters in San Jose, California. Founded by chief executive Mohit Gupta, a former executive vice president at Alphawave Semi, it has raised 43 million dollars in an early-stage funding round and has its largest engineering team in Bengaluru. It hires SoC RTL design, design verification, physical design and timing engineers, SERDES firmware and applications engineers, DFT, CAD and post-silicon validation specialists and technical program managers.

About TYLsemi, Inc.

The Opportunity

The AI infrastructure market is exploding. Every hyperscaler, every cloud provider, every AI company is building custom silicon. But they all face the same problem: how do you connect hundreds of chips, deliver clean power at scale, and move terabits of data without melting the package?

That's what we solve. TYLsemi builds the chiplet infrastructure IP - the IO, power delivery, and interconnect building blocks - that makes AI/HPC systems actually work at scale.

This isn't a nice-to-have. It's the critical path.

Why Now

The Market Window

The semiconductor industry is going through its biggest architectural shift in 40 years:

  • Moore's Law is dead. 2nm and beyond delivers marginal performance gains. The future is chiplets, not monolithic dies.
  • Custom silicon is now mainstream. Google, Microsoft, Amazon, Meta, OpenAI - they're all designing their own ASICs. The $50B custom silicon market is growing 30% annually.
  • IO and power are the bottleneck. Solve hard problems and provide something which is a category in itself.
  • Translation: We're entering the market at exactly the moment when every major AI/HPC player needs what we're building, and their alternatives are disappearing.

Culture & Team: How We Work

No Politics, No Bureaucracy

There are no layers, no approval chains, no corporate theater.

  • If you have an idea, we test it. If it works, we ship it.
  • No endless meetings, no PowerPoint presentations to convince middle management.

Remote-Friendly, Global Team

  • US team: Bay Area preferred, but we hire the best people regardless of location
  • India team: Building a world-class design center in Bangalore

Move Fast, Ship Real Products

We're not a research project. We have paying customers, committed capital, and aggressive timelines.

This is a company, not a lifestyle business. We're building to win.

What We Value

  • Ownership mindset. You're not here to execute someone else's roadmap. You're here to define it.
  • Bias for action. We move fast. Analysis paralysis doesn't fly here.
  • Deep technical expertise. This is hard engineering. We need people who've shipped real silicon and debugged real hardware.
  • Low ego, high standards. We don't care about titles or politics. We care about results.

The Ask

If you're reading this, you're probably comfortable. You have a good job at a stable company with all the benefits.

We're asking you to walk away from that and bet on us.

Here's why you should:

  • The market is real. AI infrastructure spending is $200B+ annually and growing 40% YoY. Every hyperscaler needs what we're building.
  • The team has done this before. We've built and exited semiconductor companies at scale. This isn't our first rodeo.
  • The traction is de-risked. We have LOIs, strategic investors, and a clear path to revenue.
  • The work is consequential. You're not optimizing someone's ad click-through rate. You're building the silicon infrastructure that powers AI.

This is the bet. Join us and build something that matters.

Or stay comfortable. No judgment.

But if you're the kind of person who wants to take the shot, we'd love to talk.

READY TO JOIN?

Role Overview

Build the platform that brings silicon to life beforetapeout.

TYLsemiis developingpurpose-built connectivitychipletforHPC/rack-scale AI systems. We are seekinga Principal EngineerEmulationLeadto create scalable pre-silicon environments that enable firmware, software, and system validation months before first silicon arrives.You'llbuild production-grade platforms that boot real software, run meaningful workloads, expose system bottlenecks, and accelerate product readiness across the organization.

What You'll Do

  • Architect and deploy full-chip, multi-die, and subsystem emulation environments usingPalladium,ZeBu, Veloce, or similar platforms.
  • Enable pre-silicon bring-up of boot ROM, firmware, drivers, operating systems, and application workloads.
  • Developscalableemulationmethodologies and reusable infrastructure,
  • Drive system-level validation, performance analysis, and root-cause debug across RTL, firmware, software, and verification.
  • Build automation, CI/CD workflows, regressions, and release processes that scale across engineering teams.
  • Partner with architecture, design, verification, firmware, DFT, and post-silicon teams to reduce product risk beforetapeout.
  • Influencemethodology, observability,debugability, and overall silicon readiness.
  • Lead complex debug spanning RTL, firmware, software, and hardware platforms.
  • Mentor engineers and influence architecture to improve observability, diagnosability, and product quality.

What We're Looking For

  • 10+ years of ASIC/SoCdevelopment experience with significantemulationownership.
  • Expertisewith commercial emulation platforms (Palladium,ZeBu, or Veloce).
  • Strong RTL skills in Verilog/SystemVerilog.
  • Experience with firmware bring-up, embedded processors,interrupts, and system debug.
  • ProficiencyinC/C++ and scripting withPython.
  • Excellent cross-functional debugging and technical leadership skills.
  • Proventrack recordleading complex verification and emulation programs.

Good to Have

  • Ethernet, PCIe, CXL or high-speed interconnects.
  • FPGA prototyping (Protium, HAPS, etc.).
  • Security architectures, Root of Trust, and secureboot.
  • First-silicon bring-up and system qualification experience.

Success in This Role Looks Like

  • The emulation platform reliably boots target firmware/OS and runs representative workloads well ahead of tapeout, giving firmware and software teams real hardware behavior months earlier than post-silicon would allow.
  • Emulation infrastructure (CI/CD, regressions, release process) is stable enough that other engineering teams can self-serve without heavy hand-holding.
  • Cross-functional debug cycles (RTL/firmware/software) shrink because observability and diagnosability were built into the platform, not bolted on after issues surface.
  • Design and firmware teams treat the emulation lead as a trusted escalation point for hard-to-reproduce, cross-domain bugs.

Compensation

The compensation range shown below represents total target cash compensation and includes both base salary and target bonus. Actual compensation will vary based on factors such as experience, skills, qualifications, job level, and work location.

In addition to cash compensation, this position is eligible for equity in the form of stock options, giving you the opportunity to share in the Company’s long-term growth and success.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,803,642 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
$182k – $273k per year • In office • 10+ years exp • Bachelor's Degree • Mountain View
Python
Verilog
SystemVerilog
VHDL
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Siemens QuestaSim
UVM
Apply
$101k – $152k per year • In office • 10+ years exp • Bachelor's Degree • Mountain View
Python
Verilog
SystemVerilog
VHDL
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Siemens QuestaSim
UVM
Apply
Head of Federal 2 days ago
≈ $180k – $333k per year (Estimated) • In office • Full-Time • 7+ years exp • Austin
Apply
≈ $131k – $237k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Troy
AI/ML
Computer Vision
Machine Learning
DevOps
CI/CD
Platform Engineering
Linux
Robotics
ROS
Management
Agile
Apply
≈ $186k – $336k per year (Estimated) • In office • Full-Time • San Francisco
Rust
Apply
≈ $133k – $243k per year (Estimated) • In office • Full-Time • 5+ years exp • San Jose
Verilog
C++
SystemVerilog
AI/ML
AI Agents
Chips/EDA
UVM
Formal Verification
Synopsys HAPS
Apply
Rooftop Loader 1 day ago
$40k – $52k per year • Equity • In office • Full-Time • High School Diploma • San Jose
Apply
Team Member 1 day ago
≈ $76k – $179k per year (Estimated) • In office • Part-Time • San Jose
Apply
≈ $183k – $366k per year (Estimated) • In office • Full-Time • 15+ years exp • Bachelor's Degree • San Jose • Boise
AI/ML
Machine Learning
Apply
≈ $43k – $75k per year (Estimated) • In office • Part-Time • San Jose • Santa Clara • Sunnyvale • Cupertino • Mountain View
Apply
See all jobs
This is one of many
1,803,642 more open roles from verified company boards, updated every day.