Technical Lead I - VLSI

UST • IT Consulting & Digital Transformation • IT Outsourcing & Dedicated Teams • Verilog • SystemVerilog • VHDL • 5 hours ago
Smart Apply
Similar jobs
1,806,105open jobs
104,164companies
272,206added this week
Browse all
Salary
≈ $27k – $62k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Staff · 4+ years exp

Confirmed on the employer's own hiring board on Oct 17, 2026. First seen by Alion on Oct 13, 2026.

Overview
Company
Impact
Profile match

UST

UST is a digital transformation and technology services company that partners with clients to deliver AI-driven solutions and business outcomes. It hires data scientists, Salesforce integration specialists, Java, .NET and Node.js developers, mainly in Thiruvananthapuram, Kochi, Bengaluru and Hyderabad. The company is headquartered in Thiruvananthapuram, Kerala, India.
ust.com • HQ: Thiruvananthapuram, India • IT Outsourcing & Dedicated Teams • IT Consulting & Digital Transformation • 5000+ employees
Tech stack of UST

Who we are:

At UST, we help the world’s best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 30+ countries, we build for boundless impact-touching billions of lives in the process. Visit us at .

Job Title: FPGA RTL Design Engineer

Location: Bengaluru, India

Experience: 4+ Years

Role Overview:

We are seeking a skilled FPGA RTL Design Engineer with 4+ years of experience in FPGA development and digital design. The candidate will be responsible for RTL design, implementation, verification, and FPGA bring-up for high-performance SoC/FPGA-based solutions.

Key Responsibilities:

  • Design and develop RTL using Verilog/SystemVerilog/VHDL for FPGA-based applications.
  • Perform FPGA synthesis, place & route, timing closure, and performance optimization.
  • Develop and execute functional verification plans, testbenches, and debugging activities.
  • Collaborate with hardware, firmware, and system teams for integration and validation.
  • Analyze and resolve design, timing, and FPGA implementation issues.
  • Support board bring-up, lab validation, and customer issue resolution.

    • Required Skills:

  • 4+ years of experience in FPGA RTL design and verification.
  • Strong proficiency in Verilog/SystemVerilog and digital design fundamentals.
  • Experience with FPGA tools such as Xilinx Vivado, Intel Quartus, or equivalent.
  • Good understanding of timing analysis, CDC, reset synchronization, and FPGA architectures.
  • Experience with simulation and debugging tools (ModelSim, Questa, VCS, etc.).
  • Familiarity with interfaces such as PCIe, Ethernet, DDR, AXI, SPI, I2C, or UART.
  • Strong problem-solving and debugging skills.

    What we believe:

    We’re proud to embrace the same values that have shaped UST since the beginning. Since day one, we’ve been building enduring relationships and a culture of integrity. And today, it's those same values that are inspiring us to encourage innovation from everyone to champion diversity and inclusion and to place people at the centre of everything we do.

    Humility:

    We will listen, learn, be empathetic and help selflessly in our interactions with everyone.

    Humanity:

    Through business, we will better the lives of those less fortunate than ourselves.

    Integrity:

    We honour our commitments and act with responsibility in all our relationships.

    Equal Employment Opportunity Statement

    UST is an Equal Opportunity Employer. We believe that no one should be discriminated against because of their differences, such as age, disability, ethnicity, gender, gender identity and expression, religion, or sexual orientation.

    All employment decisions shall be made without regard to age, race, creed, colour, religion, sex, national origin, ancestry, disability status, veteran status, sexual orientation, gender identity or expression, genetic information, marital status, citizenship status or any other basis as protected by federal, state, or local law.

    USTreserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance.

    • To support and promote the values of UST.

    • Comply with all Company policies and procedures
    • Free account
    Stop reading job ads. Get the ones that fit.
    One free account turns this page into a shortlist built around your stack, your level and your pay.
    Match on every job. Stack, seniority, pay and location, scored against your profile.
    1,806,105 open roles. Read straight off company career pages, refreshed every day.
    Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
    3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
    Create a free account Continue with Google
    Free forever. No card. Under a minute.

    Your match

    How well do you fit this role?
    Two answers are enough for a real match. No account needed.
    Check my fit
    Answers stay in this browser until you create an account.

    Recommended for you based on this role

    Hardware
    Similar stack
    Same company
    Bengaluru
    RTL practice head 5 hours ago
    ≈ $44k – $85k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Bengaluru
    Verilog
    SystemVerilog
    Apply
    ≈ $27k – $62k per year (Estimated) • In office • 8+ years exp • Bengaluru
    Python
    Verilog
    Chips/EDA
    Xilinx Vivado
    Apply
    ≈ $25k – $53k per year (Estimated) • In office • 10+ years exp • Noida
    C
    C
    Embedded C
    DevOps
    RTOS
    TCP/IP
    Cybersecurity
    Wireshark
    Chips/EDA
    JTAG Debuggers
    Apply
    ≈ $25k – $57k per year (Estimated) • In office • Full-Time • 7+ years exp • Noida
    Verilog
    C++
    VHDL
    Perl
    Apply
    ≈ $30k – $63k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
    Apply
    ≈ $12k – $27k per year (Estimated) • In office • Full-Time • 15+ years exp • Bachelor's Degree • Bengaluru
    DevOps
    Incident Management
    Management
    Agile
    ITIL
    Apply
    In office • Full-Time • PhD • Bengaluru
    Management
    Agile
    Scrum
    Apply
    ≈ $21k – $44k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Bengaluru
    AI/ML
    Machine Learning
    DevOps
    Azure DevOps
    Azure
    CI/CD
    GitHub
    Management
    Agile
    Apply
    PC Coordinator 1 day ago
    ≈ $6k – $12k per year (Estimated) • In office • Full-Time • 2+ years exp • Bengaluru
    Management
    ITSM
    Apply
    ≈ $14k – $34k per year (Estimated) • In office • Full-Time • 5+ years exp • Gurgaon • Bengaluru
    DevOps
    TCP/IP
    Management
    Outlook
    Microsoft Teams
    Microsoft Office
    Apply
    See all jobs
    This is one of many
    1,806,105 more open roles from verified company boards, updated every day.
    Browse all jobs Get matched roles