{"id":2003594,"url":"https://alion.io/job/watson-search-partners-senior-design-verification-engineer","title":"Senior Design Verification Engineer","company":{"id":3800131,"name":"Watson Search Partners","domain":"watsonsearchpartner.com","url":"https://alion.io/company/watson-search-partners","size_band":null,"is_staffing_agency":true,"employer_type":"agency","is_intermediary":false,"listed_via":null,"ats_vendor":null,"truth_index":null},"role":"Hardware","role_family":"Hardware","seniority":"senior","employment_type":null,"work_mode":"on_site","remote_scope":null,"remote_scope_basis":null,"remote_working_hours":null,"hiring_geo_confidence":"structured","locations":["Bengaluru, India"],"countries":["IN"],"hiring_countries":[],"hiring_countries_total":0,"salary":null,"salary_estimate":{"min_usd":18000,"max_usd":46000,"period":"year","method":"role_seniority_country_remote_cell","sample_n":18},"experience_years_min":8,"visa_sponsorship":false,"relocation_package":false,"has_equity":false,"technologies":[{"name":"C++","optional":false},{"name":"Perl","optional":false},{"name":"Python","optional":false},{"name":"SystemVerilog","optional":false},{"name":"UVM","optional":false},{"name":"Verilog","optional":false},{"name":"Git","optional":true}],"status":"live","first_seen_at":"2026-10-07T11:54:18Z","employer_posted_date":null,"last_verified_at":"2026-10-07T11:54:18Z","board_verified":false,"closed_at":null,"days_open":16,"trust":{"level":"not_scored","repost_count":null,"flags":[],"days_open":16},"description":"Job Description :\n\n- Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification, and develop functional tests based on verification test plan.\n\n- Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage.\n\n- Debug, root-cause and resolve functional failures in the design, partnering with the Design team.\n\n- Perform simulation-based testing, including functional, performance, and compliance testing.\n\n- Stay up-to-date with industry trends, standards, and best practices related to Networking.\n\n- Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality.\n\n- Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.\n\n- Mentor other engineers to drive and deliver high confidence verification for highly complex ASIC projects.\n\nMinimum Qualifications :\n\n- Bachelors degree in Electronics & Communication, Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.\n\n- Track record of first-pass success in ASIC development cycles and at least 8 years of relevant experience.\n\n- Hands-on experience in Verilog, SystemVerilog, UVM, C/C++, Python based verification.\n\n- Experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.\n\n- Experience in one or more of the following areas along with functional verification - Ethernet, 400G Mac, RDMA, TSO, LRO, PSP, ROCE (RDMA over converged Ethernet), Congestion Control etc.\n\n- Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs.\n\n- Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle.\n\n- Experience in IP, Cluster and SoC level verification in both RTL and Gate Level Setup.\n\n- Proficiency in scripting languages such as Python, Perl, or TCL to build tools and flows for verification environments.\n\n- Experience using analytical skills to craft novel solutions to tackle industry-level complex designs.\n\n- Demonstrated experience with effective collaboration with cross functional teams.\n\nPreferred Qualifications :\n\n- Experience in development of UVM based verification environments from scratch.\n\n- Experience with development of fully automated flows and scripts for data exploration, analysis and performance verification.\n\n- Experience with IP or integration verification of high-speed interfaces like Ethernet, PCIe, DDR, HBM.\n\n- Experience with verification of ARM/RISC-V based sub-systems or SoCs.\n\n- Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.\n\n- Experience with revision control systems like Mercurial(Hg), Git or SVN.\n\n- Experience with simulators and waveform debugging tools.\n\n- Experience working across and building relationships with cross-functional design, model and emulation teams.\n\nSkills\nSystem Verilog, UVM, Verilog, C++, Python, Verification, Design Verification, SoC Verification, IP Verification","description_format":"text","description_chars":3262,"description_truncated":false,"requirements":{"experience_years_min":8,"management_years_min":null,"team_size_min":null,"manages_managers":false,"education":null,"security_clearance":false,"languages":[]},"benefits":[],"hiring_locations":[],"hiring_excludes":[],"relocation_offered":false,"industries":[],"lifecycle":[{"event":"open","at":"2026-10-07T12:29:30Z"}],"visa":[],"liveness":{"score":37,"band":"fade","label":"Fading","p_open":0.85,"p_active":0.465,"p_room":0.945,"age_days":15,"expected_fill_days":27,"reasons":["seen:15","agency","win:mid"],"computed_at":"2026-10-23T05:54:15Z"},"pay":null,"html_url":"https://alion.io/job/watson-search-partners-senior-design-verification-engineer","json_url":"https://alion.io/job/watson-search-partners-senior-design-verification-engineer.json","meta":{"generated_at":"2026-10-23T23:15:46Z","cache_seconds":300,"methodology":"https://alion.io/methodology","terms":"https://alion.io/terms","contact":"https://alion.io/contact","api":"https://alion.io/developers","about":"Alion is a live layer of people, companies and AI agents: who they are, whether they are real and active right now, what they do and how to work with them, readable by people and by agents and paid per call.","catalog":"https://alion.io/catalog.json","usage":{"tier":"crawler_verified","counted_by":"address","units_charged":1,"used_today":6537,"day_limit":null,"remaining_today":null,"minute_limit":300,"resets_at":"2026-10-24T00:00:00Z"}},"offers":[{"id":"company.slices","title":"One company in depth, by slice","status":"live","price":{"credits":0.02,"usd":0.002,"plus_per_slice":{"credits":0.05,"usd":0.005}},"unit":"per company, plus each slice with data","note":"the employer in depth","call":{"mcp_tool":"get_company","arguments":{"id":3800131},"rest":"https://alion.io/mcp/rest/get_company?id=3800131"},"human":"https://alion.io/catalog?offer=company.slices&for=job%2Fwatson-search-partners-senior-design-verification-engineer"},{"id":"market.stats","title":"A market slice: pay, demand and time to fill","status":"live","price":{"credits":1,"usd":0.1},"unit":"per slice","note":"pay, demand and time to fill for this role and place","call":{"mcp_tool":"market_stats"},"human":"https://alion.io/catalog?offer=market.stats&for=job%2Fwatson-search-partners-senior-design-verification-engineer"},{"id":"job.search","title":"Open jobs by role, technology, place, pay and visa","status":"live","price":{"credits":0.02,"usd":0.002},"unit":"per posting in a list","note":"similar open postings","call":{"mcp_tool":"search_jobs"},"human":"https://alion.io/catalog?offer=job.search&for=job%2Fwatson-search-partners-senior-design-verification-engineer"},{"id":"company.verify","title":"Is this company real and active right now","status":"pilot","price":null,"unit":"per company","request":{"url":"https://alion.io/catalog/request","method":"POST","body":"{\"offer\": \"company.verify\", \"for\": \"job/watson-search-partners-senior-design-verification-engineer\", \"note\": \"what you need it for\"}"},"human":"https://alion.io/catalog?offer=company.verify&for=job%2Fwatson-search-partners-senior-design-verification-engineer"}]}