687,847open jobs
40,453companies
95,608added this week
Browse all
Salary
$33k – $82k per year (Estimated)
Location
In office (Hyderabad)
Employment
Full-Time
Overview
Company
Impact
Profile match
Weekday is an Indian recruitment company that sources software engineers through referrals from other engineers rather than through job advertisements or agency databases. Its model pays working engineers to vouch for former colleagues they rate, turning informal knowledge about who is genuinely good into a searchable candidate pool that companies can hire from. Based in Bengaluru and backed by Y Combinator, the platform has layered AI screening and outbound sourcing on top of that referral network, and sells to startups and technology companies hiring in the Indian market.

This role is for one of Weekday’s clients

Min Experience: 9+ years

Location: Hyderabad, Telangana, India

JobType: full-time

We are seeking an experienced Manager - ASIC Design Verification with 9-12 years of experience to lead verification activities for complex ASIC and SoC designs. The ideal candidate will have strong expertise in design verification, PCIe, and verification methodologies, along with experience managing verification teams and driving projects from planning through sign-off. You will work closely with design, architecture, firmware, validation, and other cross-functional teams to ensure high-quality, robust, and production-ready silicon.

Requirements

Key Responsibilities

  • Lead and manage the ASIC Design Verification team, providing technical direction, mentoring, and project guidance.
  • Own verification planning, execution, tracking, and sign-off for complex ASIC/SoC projects.
  • Develop comprehensive verification strategies, test plans, coverage goals, and schedules aligned with project requirements.
  • Drive functional, performance, and corner-case verification to identify design issues early in the development cycle.
  • Lead verification of PCIe-based designs, including protocol functionality, configuration, link training, error handling, and compliance-related scenarios.
  • Review verification environments, testbenches, test cases, coverage reports, and debug methodologies.
  • Collaborate with RTL designers and architects to understand specifications and translate them into effective verification plans.
  • Analyze simulation failures, identify root causes, and coordinate with design teams to resolve issues.
  • Establish verification methodologies, coding standards, regression strategies, and quality processes.
  • Track verification progress, risks, coverage closure, and bug status while ensuring project milestones are achieved.
  • Participate in design and verification reviews and provide technical inputs on architecture, implementation, and verification challenges.
  • Mentor engineers and build a strong technical verification team capable of handling complex IP and subsystem-level verification.
  • Coordinate with cross-functional teams across design, firmware, validation, and physical implementation to ensure smooth project execution.

Must-Have Skills

  • 9-12 years of hands-on experience in ASIC/SoC Design Verification.
  • Strong expertise in verification methodologies and verification planning.
  • Proven experience with PCIe verification, including protocol-level functionality and complex verification scenarios.
  • Strong understanding of digital design concepts, ASIC development flows, simulation, debugging, and coverage closure.
  • Experience leading verification projects and managing or mentoring verification engineers.
  • Ability to analyze complex specifications and develop comprehensive verification strategies.
  • Strong problem-solving, debugging, communication, and stakeholder-management skills.

Good-to-Have Skills

  • Experience in IP verification and reusable verification environments.
  • Exposure to subsystem-level verification and integration verification.
  • Strong proficiency in SystemVerilog.
  • Experience with industry-standard verification methodologies such as UVM.
  • Familiarity with simulation, regression, functional coverage, code coverage, assertions, and constrained-random verification.
  • Exposure to other high-speed interfaces and SoC interconnect technologies is an advantage.

Qualifications

Bachelor’s or Master’s degree in Electronics, Electrical Engineering, Computer Engineering, or a related field, with relevant experience in ASIC/SoC verification.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
687,847 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Hyderabad
$51k – $110k per year (Estimated) • In office • Full-Time • Bengaluru
Python
C++
SystemVerilog
Perl
Chips/EDA
Siemens ModelSim
UVM
Formal Verification
Apply
$80k – $120k per year • In office • Full-Time • 2+ years exp • Bachelor's Degree • Wilmington
SystemVerilog
Chips/EDA
UVM
Apply
$43k – $100k per year (Estimated) • Remote/Hybrid • Full-Time • 15+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
UVM
Synopsys Verdi
Apply
$48k – $112k per year (Estimated) • In office • Full-Time • Bengaluru
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
$35k – $86k per year (Estimated) • In office • Full-Time • Hyderabad
Python
SystemVerilog
Perl
Chips/EDA
Cadence Xcelium
UVM
Synopsys Verdi
Apply
$51k – $110k per year (Estimated) • In office • Full-Time • Bengaluru
Python
C++
SystemVerilog
Perl
Chips/EDA
Siemens ModelSim
UVM
Formal Verification
Apply
$37k – $84k per year (Estimated) • In office • Full-Time • Hyderabad
Python
Python
FastAPI
Databases
Weaviate
Chroma
Milvus
Pinecone
FAISS
AI/ML
LangGraph
LangChain
Fine-tuning
Embeddings
Prompt Engineering
Multimodal AI
Function Calling
AI Agents
LLM
RAG
Semantic Search
Semantic Search
LLM Guardrails
Agentic Workflows
Tool Use
DevOps
GCP
Azure
CI/CD
AWS
Docker
Kubernetes
Vector
Apply
$41k – $86k per year (Estimated) • In office • Full-Time • Hyderabad
Management
Agile
Apply
Remote/Hybrid • Full-Time
Management
Agile
Apply
Product Manager 3 hours ago
In office • Full-Time • Mumbai
Apply
In office • Full-Time • Hyderabad
Python
Databases
PostgreSQL
AI/ML
AI Agents
LLM
RAG
DevOps
GCP
GitHub Actions
CI/CD
Kubernetes
GitHub
IAM
Cybersecurity
Burp Suite
OWASP ZAP
SonarQube
Trivy
Semgrep
ISO 27001
CodeQL
OWASP Top 10
SOC 2
Least Privilege
SBOM
Dependabot
SIEM
Apply
In office • Full-Time • Hyderabad
Python
PowerShell
Bash
DevOps
GCP
VMWare
Azure
AWS
Kubernetes
Platform Engineering
Amazon EKS
Azure AKS
Proxmox VE
Linux
Windows
DNS
DHCP
Cybersecurity
Active Directory
Apply
$35k – $86k per year (Estimated) • In office • Full-Time • Hyderabad
Python
SystemVerilog
Perl
Chips/EDA
Cadence Xcelium
UVM
Synopsys Verdi
Apply
In office • Full-Time • Hyderabad
SQL
Databases
Databricks
DevOps
Azure
Management
Agile
Scrum
Apply
$37k – $106k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Hyderabad
DevOps
Ansible
AWS
Ubuntu
IAM
Amazon CloudWatch
Linux
Unix
DNS
Cybersecurity
Active Directory
Cryptography
GPG
Apply
See all jobs
This is one of many
687,847 more open roles from verified company boards, updated every day.