1,809,914open jobs
104,148companies
274,655added this week
Browse all
Salary
≈ $61k – $121k per year (Estimated)
Location
In office (Oberkochen)
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 17, 2026. First seen by Alion on Aug 10, 2026. Zeiss scores B on the Alion truth index.

Overview
Company
Impact
Profile match
Zeiss is a German optics and optoelectronics group founded in Jena in 1846 that is owned by a foundation rather than by shareholders, which frees it to invest on very long horizons. Its most strategically important business supplies the optical systems inside extreme ultraviolet lithography machines, without which leading-edge semiconductor manufacturing would not be possible, and it also makes surgical and diagnostic ophthalmic equipment, spectacle lenses, industrial measurement systems, microscopes and camera optics. Headquartered in Oberkochen with a large site in Jena, the group employs tens of thousands of people and spends an unusually high share of revenue on research.

Your Role:

  • Design and implement FPGA-based digital logic using hardware description languages such as VHDL or Verilog

  • Develop and integrate FPGA modules, including custom IP cores, communication interfaces, and control logic

  • Analyse system requirements and translate them into efficient and maintainable FPGA realisations

  • Perform functional simulation, timing analysis, verification, and validation of FPGA designs

  • Debug and troubleshoot FPGA implementations using simulation and hardware debugging tools

  • Optimise FPGA designs for timing closure, resource utilisation, power consumption, and performance

  • Implement and verify high-speed interfaces and protocols such as PCIe, Ethernet, and memory interfaces

  • Collaborate with FPGA architects, hardware engineers, software developers, and system architects to ensure seamless system integration

  • Create and maintain technical documentation, including design specifications, interface descriptions, test plans, and verification reports

  • Participate in design reviews and contribute to reusable FPGA platforms, coding standards, and development best practices

  • Actively share knowledge and support the continuous improvement of FPGA development methodologies, tools, and workflows

Your Profile:

  • Successfully completed studies in electrical engineering, computer engineering, communications engineering, computer science, or a comparable field

  • Solid experience in FPGA development using VHDL and/or Verilog

  • Strong understanding of digital design principles, FPGA architectures, synchronous systems, and clock domain crossing concepts

  • Experience with FPGA development environments such as Xilinx Vivado, Intel Quartus, or similar toolchains

  • Knowledge of simulation and verification methodologies using tools such as ModelSim, QuestaSim, OSVVM, or UVM

  • Experience with timing analysis, timing closure, debugging, and performance optimisation of FPGA designs

  • Familiarity with high-speed communication interfaces and protocols such as PCIe, Ethernet, DDR, or comparable technologies

  • Understanding of system integration and collaboration within interdisciplinary hardware and software development teams

  • Strong analytical and problem-solving skills combined with a structured and quality-oriented working style

  • High level of initiative, ownership, and commitment to delivering reliable FPGA solutions

  • Excellent teamwork and communication skills

  • Proficiency in German and English, both written and spoken

  • Enthusiasm for developing innovative solutions in a high-tech environment

Your ZEISS Recruiting Team:

Andre Grunzel, Matthias Sonnentag
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,809,914 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Oberkochen
≈ $53k – $105k per year (Estimated) • In office • Full-Time • PhD • Bremen
Python
C++
MATLAB
Apply
≈ $65k – $129k per year (Estimated) • In office • Full-Time • Bremen
Apply
≈ $78k – $153k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Dresden
SQL
C++
DevOps
CI/CD
AWS
Linux
Management
Agile
Apply
≈ $79k – $156k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Dresden
Rust
SQL
DevOps
RTOS
CI/CD
AWS
Linux
Management
Agile
Apply
≈ $79k – $155k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Dresden
DevOps
AWS
Amazon EC2
Amazon S3
Linux
Apply
$42k per year (net) • In office • Full-Time • Moscow
Python
Verilog
C++
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
Xilinx Vivado
Apply
≈ $98k – $178k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Albuquerque
Python
C#
C++
VHDL
Apply
Electrical Engineer 18 days ago
≈ $110k – $201k per year (Estimated) • In office • Top Secret • 5+ years exp • Bachelor's Degree • United States
Python
C#
C++
VHDL
Apply
≈ $41k – $78k per year (Estimated) • In office • Internship • Cholet
Python
VHDL
MATLAB
Apply
≈ $157k – $298k per year (Estimated) • In office • Full-Time • 20+ years exp • Bachelor's Degree • Richardson
Verilog
SystemVerilog
Apply
≈ $58k – $113k per year (Estimated) • In office • Full-Time • Jena
C#
C#
.NET
DevOps
Azure DevOps
Azure
CI/CD
TCP/IP
Robotics
EtherCAT
IoT
OPC UA
Management
Agile
Apply
In office • Full-Time • Braunschweig
Apply
≈ $59k – $115k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Oberkochen
DevOps
Git
Linux
Apply
≈ $59k – $117k per year (Estimated) • In office • Full-Time • Oberkochen
Apply
≈ $59k – $117k per year (Estimated) • In office • Full-Time • Aachen
Design
AutoCAD
Apply
≈ $59k – $117k per year (Estimated) • In office • Full-Time • Oberkochen
Python
DevOps
Azure DevOps
Azure
QA
Pytest
Apply
In office • Full-Time • Oberkochen
Apply
$91k – $103k per year • In office • Contractor • Master's Degree • Oberkochen
Management
Microsoft Office
Apply
$91k – $103k per year • In office • Contractor • Master's Degree • Oberkochen
MATLAB
Apply
$94k – $107k per year • In office • Contractor • PhD • Oberkochen
JavaScript
TypeScript
Frontend
Angular
DevOps
Docker
Management
UML
Apply
See all jobs
This is one of many
1,809,914 more open roles from verified company boards, updated every day.