Overview
News
Technologies
Salaries
Products
People
Growth
Jobs
Financials
Overview
End to End VLSI Design. The Ultimate destination for Discovering & Exploring theworld of Chipsets.
Technologies
Tech DNA
Perl
Python
SystemVerilog
UVM
Hardware
SystemVerilog
Verilog
UVM
Other
Perl
Python
Stack modernity
72/100
How modern this stack is, based on technology relevance, AI adoption and the share of legacy tools.
In-demand technologies
Python
1 job
Required
Verilog
1 job
Required
SystemVerilog
1 job
Required
Perl
1 job
Required
UVM
1 job
Required
Salary medians are calculated from this company's open jobs and compared with the market.
Industry adoption
Python
17%
Verilog
5%
SystemVerilog
4%
Perl
3%
UVM
3%
Share of companies in the same industry that use each technology.
Stack changes
Verilog
Aug 2026
UVM
Aug 2026
SystemVerilog
Aug 2026
Python
Aug 2026
Perl
Aug 2026
Technologies recently added to or removed from this company's stack - a signal of tech migrations and new initiatives.
Indie
Intuitive
Renesas Electronics
Axis Communications
Tower Research Capital
Weekday
Growth
Hiring Momentum
58/100
Growing
Open positions
1
0 opened / 0 closed in 30 days
Hiring Dynamics
+100%
Hiring Focus
The percentage next to each role is its share of the company's job openings over the last 90 days; the arrow shows the shift versus the previous period.
Hardware
100% ▲
Activity Timeline
Added Verilog to stack
Aug 2026
Added UVM to stack
Aug 2026
Added SystemVerilog to stack
Aug 2026
Added Python to stack
Aug 2026
Added Perl to stack
Aug 2026
Jobs
Senior Design Verification Engineer
29 days ago≈ $27k – $66k per year (Estimated) • In office • 4+ years exp • Bengaluru
Perl
Python
SystemVerilog
Verilog
UVM
Apply