Overview
News
Technologies
Salaries
Products
People
Growth
Offices
Jobs
Financials

Technologies

Sign in to see how your skills match this stack
Sign In
Tech DNA
SystemVerilog
Verilog
Perl
UVM
Hardware
SystemVerilog
Verilog
C++
UVM
Synopsys Verdi
Other
Perl
Python
Stack modernity Modern
73/100
How modern this stack is, based on technology relevance, AI adoption and the share of legacy tools.
In-demand technologies
Verilog 4 jobs Required
SystemVerilog 4 jobs Required
UVM 4 jobs Required
Python 3 jobs Required
Perl 3 jobs Required
C++ 2 jobs Required
Synopsys Verdi 2 jobs Required
Salary medians are calculated from this company's open jobs and compared with the market.
Stack changes
Synopsys Verdi Sep 2026
Verilog Sep 2026
UVM Sep 2026
SystemVerilog Sep 2026
Python Sep 2026
Perl Sep 2026
C++ Sep 2026
Technologies recently added to or removed from this company's stack - a signal of tech migrations and new initiatives.

Growth

Hiring Momentum
28/100
Slowing
Open positions
6
0 opened / 0 closed in 30 days
ATS activity
Every ~3 hours
Today
Hiring Focus
The percentage next to each role is its share of the company's job openings over the last 90 days; the arrow shows the shift versus the previous period.
Hardware
100%

Offices

Where the company hires and what each office is for
Cities
2
Hiring now
2
Countries
2
Busiest office
Fremont
Loading the map
Headquarters Builds here Office with open vacancies Tap a pin for the office
Fremont United States
Engineering / R&D
4 open roles 100% engineering
hires for Hardware
4027 Clipper Court
seen since Nov 2023 job postings
Singapore Singapore
2 open roles 100% engineering
hires for Hardware
Venture Drive
seen since Nov 2022 job postings

Jobs

$112k – $214k per year (Estimated) • In office • Full-Time • 8+ years exp • PhD • Fremont
Python
Verilog
C++
SystemVerilog
Perl
UVM
Apply
$107k – $204k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Fremont
Apply
$116k – $221k per year (Estimated) • In office • Full-Time • 5+ years exp • PhD • Fremont
Verilog
SystemVerilog
UVM
Synopsys Verdi
Apply
$107k – $204k per year (Estimated) • In office • Full-Time • 7+ years exp • Fremont
Python
Perl
Apply
$81k – $187k per year (Estimated) • In office • Full-Time • 8+ years exp • PhD • Singapore
Python
Verilog
C++
SystemVerilog
Perl
UVM
Apply
$83k – $193k per year (Estimated) • In office • Full-Time • 5+ years exp • PhD • Singapore
Verilog
SystemVerilog
UVM
Synopsys Verdi
Apply