Salary
≈ $68k – $152k per year (Estimated)
Location
Remote (likely Germany)
Employment
Full-Time
First seen by Alion on Oct 6, 2026.
Overview
Company
Impact
Profile match
Advantest is a Tokyo company founded in 1954 that makes automated test equipment for semiconductors. Its testers verify logic, memory and system on chip devices at high volume, and demand has surged with artificial intelligence accelerator production. The company also produces measuring instruments and electron beam metrology systems.
Are you seeking answers and opportunities for your future? At our site in Böblingen you will find both as
Digital ASIC Design Engineer (m/f/d)
Advantest Europe GmbH Böblingen Vollzeit Home-Office
Advantest - We enable tomorrowʻs technology.
Market leader Hightech-High-tech semiconductors International impact
IoT, 5G and Artificial Intelligence. Unthinkable without us. More than half of all the microchips produced worldwide first pass through our hands. As the global market leader of automated test systems in the semiconductor industry we help the world to realize the digital transformation, enable our customers to shape the future and offer you the exciting jobs intended for pioneers.
Your Responsibilities
Join a global, highly skilled engineering team at the heart of Advantest's cutting edge IC test solutions. As a Digital ASIC Design Engineer, you will help create the key technologies that enable the next generation of semiconductor testing.
You will work on complex mixed signal ASICs used in Advantest's industry leading testers, taking digital modules and subsystems from first concept all the way to silicon in the final system, giving you true end to end ownership.
In this role, you will collaborate closely with system architects, software engineers, product marketing, and other engineering disciplines. You will translate requirements into robust designs, solve challenging technical problems, and deliver high quality results on schedule and at scale.
Job Duties & Responsibilities
Requirements gathering and elicitation for IP Architecture development for CMOS IP designs Design and RTL coding of digital and full-custom modules Verification on module and chip level including test plan/cases generation. Documentation of implemented functionality Support for floor-planning and physical design Collaboration with other functions
Your Qualifications
University degree, Diploma or BS EE Background in digital design (SOC), Application Specific Integrated Circuit (ASIC) design methodologies and silicon development cycle Experience in Register Transfer Level (RTL) coding (Verilog) Experience with standard simulation tools for digital designs Basic knowledge about UNIX* or Linux* environment and using programming languages Technical communication, team work and problem solving skills English language skills
Our offer
Flexibility Benefits Development Fitness Security
Flexibility: Flexible and trust-based working hours, 30 vacation days + option for additional vacation days, mobile working, individual part-time models and programs for extended periods of absence
Benefits: Attractive salary, share in Advantest´s success through our exceptionally appealing bonus program as well as numerous subsidies, discounts and offerings (e.g. bike leasing)
Development: Structured onboarding programs and mentoring, development discussions, technical and soft skill trainings, language courses and knowledge sessions
Fitness: Ergonomic working environment, sports and fitness options and events (e.g. Global Challenge) as well as health days
Security: Attractive company pension scheme, comprehensive insurance coverage and support in emergency situations
Insights into our work environment
Would you like to know more about jobs at Advantest and about our unique team spirit? Our employees offer you their personal insights into our working environment.
Would you like to take a closer look how our working environment in Boeblingen or Amerang looks like? Here you can take a short virtual 360° tour of our company - click the image to get to know us better.
Contact
If you have any questions, Alena Nicolai will be happy to answer them.
AdvantestAlena NicolaiBöblingen+49 (0) 7031.204.8380.
Take your next career step with us! Apply now, preferably via our online application tool.
Apply now
For further information visit: www.advantest-career.de
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,412,144 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Böblingen
RF PCB Designer
2 days ago
$129k – $240k per year • Remote (United States) • Top Secret • 15+ years exp • Bachelor's Degree
DevOps
Git
Chips/EDA
Altium Designer
Ansys HFSS
Cadence Allegro
OrCAD
Mentor Xpedition
Ansys SIwave
Design
SolidWorks
Apply
C++ Developer
3 hours ago
≈ $41k – $92k per year (Estimated) • Remote (Poland) • Full-Time • Warsaw
C++
C++
CMake
DevOps
Linux
TCP/IP
Apply
Hardware Engineer III
1 year ago
≈ $83k – $174k per year (Estimated) • Remote (location not specified) • Full-Time • 3+ years exp
Python
C++
Perl
IoT
Matter
Apply
Simulator Engineer / C++
4 hours ago
≈ $19k – $43k per year (Estimated) • Remote (likely EAEU) • 3+ years exp • Bachelor's Degree • Moscow
C++
Management
UML
Apply
≈ $44k – $104k per year (Estimated) • Remote (Spain) • Full-Time • 3+ years exp • Madrid
C++
C++
CMake
DevOps
Rest API
CI/CD
Jenkins
Git
Docker
Kubernetes
IoT
MQTT
Apply
≈ $82k – $152k per year (Estimated) • Remote (likely Germany) • Full-Time • Böblingen
Verilog
SystemVerilog
DevOps
Linux
Unix
Apply
Expert Digital ASIC Design Engineer (m/f/d)
3 days ago
≈ $80k – $149k per year (Estimated) • Remote (likely Germany) • Full-Time • Böblingen
Verilog
DevOps
Linux
Unix
Apply
Apply
≈ $33k – $58k per year (Estimated) • In office • Part-Time • Böblingen
DevOps
GitHub
Management
Miro
Jira
Agile
Microsoft Office
Apply
$40k – $44k per year • In office • Part-Time • Böblingen
Management
WhatsApp
Microsoft Office
Apply
This is one of many
1,412,144 more open roles from verified company boards, updated every day.

