986,892open jobs
58,977companies
161,835added this week
Browse all
Salary
≈ $73k – $146k per year (Estimated)
Location
In office (Manchester)
Seniority
Junior · 1+ year exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 1, 2026. First seen by Alion on Sep 20, 2026.

Overview
Company
Impact
Profile match
Form Unavailable. Allegro’s XtremeSense™ TMR technology (Tunnel Magnetoresistance) provides the highest magnetic sensitivity, the lowest power consumption, and the smallest size by comparison to other magnetic technologies such as Hall, AMR, and GMR.

The Allegro team is united by a clear purpose-advancing technologies that make the world safer, more efficient, and more sustainable. With over 30 years of experience in semiconductor innovation, we bring that purpose to life across every part of the business-from breakthrough product development and customer success to how we show up for each other and the communities we serve.

The Opportunity

Allegro MicroSystems is seeking an enthusiastic and hands-on Product Validation Engineer (PVE). In this early-career role, you will work closely with senior validation leads, Analog Design, Systems Engineering, and Test Engineering to evaluate, characterize, and validate first-silicon performance against product requirements and datasheet specifications. You will design bench test setups, automate data collection across temperature and voltage corners, and perform detailed data analysis to ensure our magnetic and power sensor ICs achieve world-class automotive quality.

What You Will Do

  • Develop, debug, and execute automated bench test setups and scripts (e.g., using Python, LabVIEW, or MATLAB) to validate silicon functionality across supply, voltage, and temperature corners (-40°C to 150°C).
  • Execute the Silicon Validation Plan, characterizing critical analog and mixed-signal performance parameters (such as noise, offset, linearity, sensitivity, and ADC/DAC behavior) against requirements.
  • Support the creation and execution of the validation timeline, assisting in the definition, layout review, and assembly of custom bench evaluation hardware and socketed test boards.
  • Perform Bench-to-System and bench-to-ATE correlation studies with Test Engineering to establish robust test limits and verify register/EEPROM trimming behavior.
  • Identify, document, and track silicon anomalies and bugs using issue-tracking platforms, participating in root-cause debug sessions alongside Analog and Digital Design Leads.
  • Compile and summarize characterization data, contributing to executive summaries and updating core parameter presentations to support project milestone phase gates.

What You Will Bring

  • Bachelor’s degree in Electrical Engineering, Electronic Engineering, Computer Engineering, or a related discipline.
  • 1-3 years of hands-on semiconductor lab evaluation, characterization, or academic/internship validation experience.
  • Proficiency using bench test equipment (oscilloscopes, spectrum analyzers, power supplies, SMUs, arbitrary waveform generators, DMMs).
  • Experience with test automation languages (Python preferred, LabVIEW, MATLAB, or C/C++).
  • Solid foundational understanding of analog mixed-signal circuits (op-amps, bandgaps, regulators, ADCs, sensor front-ends).
  • Familiarity with standard communication protocols (I2C, SPI, SENT, or CAN).
  • Basic knowledge of statistical data analysis (histograms, standard deviation, CPK, corner analysis).
  • Strong analytical problem solver, clear communicator, and proactive collaborator eager to learn in a structured, cross-functional team.

Why Allegro?

Join Allegro and become part of a team where your contributions truly matter.

We foster a culture of Real Innovation, empowering you to push boundaries, develop cutting-edge solutions, and drive continuous improvement.

Your work will create a Real Impact by solving complex real-world challenges that fuel our success and shape the future of technology.

You’ll experience Real Connection, collaborating with talented colleagues around the globe in an environment built on trust, respect, and a shared purpose.

Join us-and help build what’s next.

At Allegro, we are committed to providing a harassment-free environment of mutual respect to fuel innovation through inclusive thought collaboration. Allegro is an Equal Opportunity Employer and does not discriminate on the basis of race, religion, color, sex, gender identity, sexual orientation, age, physical or mental disability, national origin, veteran status, parental status, or any other basis covered by appropriate law. Allegro makes hiring decisions based solely on qualifications, merit, and business needs at the time.

Eligible applicants must reside in a state where Allegro currently has an office location: This includes New Hampshire, Massachusetts, Texas, and Michigan. Certain positions (such as field sales roles) may be exempt from this requirement.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
986,892 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Manchester
≈ $72k – $144k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Manchester
Python
Verilog
SystemVerilog
Bash
DevOps
GitLab
Linux
Chips/EDA
Cadence Allegro
Cadence AMS Designer
Apply
$44k – $52k per year • In office • Internship • Bachelor's Degree • New York
Python
Rust
Verilog
VHDL
MATLAB
AI/ML
Machine Learning
DevOps
CI/CD
Git
Docker
Kubernetes
Bamboo
Cybersecurity
SonarQube
Chips/EDA
Mentor PADS
Management
Agile
Apply
$44k – $52k per year • In office • Internship • Bachelor's Degree • New York
Python
Rust
Verilog
VHDL
AI/ML
Machine Learning
DevOps
CI/CD
Git
Docker
Kubernetes
Bamboo
Cybersecurity
SonarQube
Management
Agile
Apply
RF Engineer 4 hours ago
≈ $104k – $205k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Chantilly
Chips/EDA
Keysight ADS
Apply
$144k – $194k per year • Equity • In office • Full-Time • 3+ years exp • Bachelor's Degree • Redmond
Rust
Apply
$64k – $83k per year • In office • Bachelor's Degree • Charlottesville
Python
MATLAB
Apply
$44k – $52k per year • In office • Internship • 1+ year exp • High School Diploma • New York
Python
MATLAB
AI/ML
Reinforcement Learning
Prompt Engineering
TensorFlow
PyTorch
RAG
Machine Learning
Apply
$44k – $52k per year • In office • Internship • Bachelor's Degree • New York
Python
Rust
Verilog
VHDL
MATLAB
AI/ML
Machine Learning
DevOps
CI/CD
Git
Docker
Kubernetes
Bamboo
Cybersecurity
SonarQube
Chips/EDA
Mentor PADS
Management
Agile
Apply
AI Solution Architect 2 hours ago
Hybrid • 7+ years exp • Bachelor's Degree
Python
JavaScript
TypeScript
AI/ML
Claude Code
Embeddings
Function Calling
Computer Vision
AI Agents
LLM
RAG
Hallucination
OpenAI
LLMOps
OpenAI Codex
OCR
LLM Evaluation
LLM Guardrails
Agentic Workflows
Multi-Agent Systems
Tool Use
Machine Learning
Frontend
Angular
React.js
DevOps
Azure
CI/CD
Git
Cybersecurity
Threat Modeling
Management
Agile
Apply
$100k – $125k per year • In office • 4+ years exp • Bachelor's Degree • New York
Python
Management
Confluence
SharePoint
Apply
≈ $72k – $144k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Manchester
Python
Verilog
SystemVerilog
Bash
DevOps
GitLab
Linux
Chips/EDA
Cadence Allegro
Cadence AMS Designer
Apply
≈ $136k – $253k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Richardson
Python
SystemVerilog
Perl
DevOps
GitLab
Chips/EDA
UVM
Cadence Allegro
Apply
≈ $141k – $263k per year (Estimated) • In office • Full-Time • 12+ years exp • Bachelor's Degree • Richardson
Verilog
SystemVerilog
SystemC
MATLAB
MATLAB
Simulink
Apply
Layout Engineer 1 hour ago
≈ $12k – $29k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Manila
Management
Microsoft Office
Apply
≈ $33k – $81k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Prague
Python
Verilog
SystemVerilog
Bash
DevOps
GitLab
Linux
Chips/EDA
Cadence Allegro
Cadence AMS Designer
Apply
$127k – $167k per year • Equity • Hybrid • 10+ years exp • Bachelor's Degree • Manchester
AI/ML
Multimodal AI
Design
AutoCAD
Apply
$80k – $106k per year • Equity • Hybrid • 5+ years exp • Bachelor's Degree • Manchester
Design
AutoCAD
Apply
$127k – $170k per year • Equity • Hybrid • 10+ years exp • Bachelor's Degree • Manchester
Design
AutoCAD
Apply
≈ $41k – $70k per year (Estimated) • Hybrid • Internship • 2+ years exp • Bachelor's Degree • Manchester
Analytics
Microsoft Excel
Design
SolidWorks
AutoCAD
Apply
≈ $92k – $191k per year (Estimated) • Remote (United Kingdom, Ireland, Spain, Portugal, GMT hours) • Full-Time • London • Madrid • Belfast • Birmingham • Lisbon
C#
Databases
RabbitMQ
Apache Kafka
AI/ML
Claude
DevOps
Azure
Kubernetes
Grafana
Apply
See all jobs
This is one of many
986,892 more open roles from verified company boards, updated every day.