1,822,460open jobs
104,694companies
274,089added this week
Browse all
Salary
≈ $76k – $131k per year (Estimated)
Location
In office (Marlow)
Seniority
Senior · 5+ years exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 18, 2026. First seen by Alion on Jun 10, 2026. Altera scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.

Job Details:

Job Description:

Altera develops world-class Field Programmable Gate Array (FPGA) technology which comprises both the FPGA hardware itself and the associated software components, including tools for High-Level Design (HLD) entry.

The two major Altera HLD tools are DSP Builder (based on MATLAB/Simulink) and HLS which are built on a common HLD compiler stack. The HLD compiler generates highly-optimised FPGA RTL including automatic device mapping and pipelining. DSP Builder and HLS users can therefore focus on the architecture of their design without needing to spend time writing and re-writing RTL.

Altera is looking for engineers to join our teams. As a member of the UK DSP Builder team within the HLD group, you will be responsible for:

  • developing and supporting DSP Builder

  • designing and implementing improvements in the HLD compiler stack.

Your work will include:

  • analysis of bottlenecks in user designs and the corresponding implementation of compiler optimizations

  • comprehensive benchmarking of the FPGA-targeted generated hardware. As optimization is a global problem, the work may involve a mix of compiler software development and digital hardware design.

UK Altera office is in Marlow, 40 minutes from central London and Oxford.

Qualifications:

  • Masters Degree or five years commercial experience in Computer Science, Software Engineering, Computer Engineering, Electrical Engineering or related fields

  • Strong software skills using C/C++, including working knowledge of efficient data structures and algorithms

  • Technical knowledge and appreciation of digital hardware design concepts

  • Good problem solving skills

  • Good interpersonal and communication skills

Preferred Qualifications

  • Experience with digital hardware design using Verilog/VHDL and related design flows

  • Experience in developing optimizing compilers

  • Experience with FPGAs

Job Type:

Regular

Shift:

Shift 1 (United Kingdom)

Primary Location:

Marlow, Buckinghamshire, United Kingdom

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,822,460 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Marlow
≈ $61k – $106k per year (Estimated) • Hybrid • Full-Time • 8+ years exp • Bachelor's Degree • Stansted • Bristol
Apply
≈ $61k – $106k per year (Estimated) • In office • Bachelor's Degree • Woking
DevOps
Wi-Fi
Apply
Design Team Leader 1 day ago
≈ $80k – $144k per year (Estimated) • Hybrid • Full-Time • Cambridge
Verilog
C++
SystemVerilog
SystemC
Chips/EDA
UVM
Management
Agile
Waterfall
Apply
$140k – $150k per year • In office • 7+ years exp • Bachelor's Degree • San Jose
Design
AutoCAD
Apply
$129k – $185k per year • Equity • In office • Full-Time • 3+ years exp • Bachelor's Degree • Austin
Design
SolidWorks
Apply
≈ $37k – $102k per year (Estimated) • In office • Full-Time • Linköping
MATLAB
MATLAB
Simulink
Apply
$128k – $214k per year • In office • TS/SCI • 12+ years exp • Bachelor's Degree • Hanover
Java
Rust
C#
C++
Ada
Assembly
Fortran
Ada
CodePeer
Cybersecurity
IDA Pro
Fortify
Apply
≈ $86k – $170k per year (Estimated) • Hybrid • Munich
JavaScript
Java
Rust
TypeScript
C++
Java
Spring Boot
C++
DirectX
Frontend
Three.JS
Angular
WebAssembly
WebGPU
Game Dev
GLSL
WGSL
Robotics
Digital Twin
Apply
$80k – $100k per year • In office • 5+ years exp • Bachelor's Degree
MATLAB
Design
SolidWorks
AutoCAD
Management
Microsoft Office
Apply
Graphics Engineer 3 days ago
≈ $60k – $107k per year (Estimated) • Hybrid • 2+ years exp • Bachelor's Degree • Nashville
C++
Game Dev
RenderDoc
Apply
≈ $64k – $187k per year (Estimated) • In office • Internship • PhD • Marlow
Verilog
C++
VHDL
C++
LLVM
AI/ML
MLIR
DevOps
Git
Chips/EDA
Xilinx Vivado
Intel HLS Compiler
Apply
≈ $74k – $128k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Marlow
Python
Verilog
SystemVerilog
Perl
DevOps
CI/CD
Jenkins
TeamCity
GitHub
Robotics
ROS
ROS2
Sensor Fusion
Chips/EDA
Siemens ModelSim
Apply
≈ $19k – $44k per year (Estimated) • In office • Full-Time • 3+ years exp • Bengaluru
Apply
$133k – $193k per year • In office • Full-Time • 7+ years exp • Bachelor's Degree • San Jose
Python
Verilog
Apply
≈ $21k – $48k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • George Town
Apply
≈ $64k – $187k per year (Estimated) • In office • Internship • PhD • Marlow
Verilog
C++
VHDL
C++
LLVM
AI/ML
MLIR
DevOps
Git
Chips/EDA
Xilinx Vivado
Intel HLS Compiler
Apply
≈ $74k – $128k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Marlow
Python
Verilog
SystemVerilog
Perl
DevOps
CI/CD
Jenkins
TeamCity
GitHub
Robotics
ROS
ROS2
Sensor Fusion
Chips/EDA
Siemens ModelSim
Apply
≈ $77k – $139k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Marlow
Management
ITIL
Apply
Trainee Dispenser 5 days ago
$34k – $40k per year • In office • Marlow
Apply
≈ $73k – $136k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Marlow
DevOps
GCP
Apply
See all jobs
This is one of many
1,822,460 more open roles from verified company boards, updated every day.