2,028,602open jobs
120,052companies
250,593added this week
Browse all
Salary
$133k – $213k per year
Location
In office (San Jose)
Seniority
Middle · 3+ years exp
Visa
H-1B filings in 12 months: 71 · for this role: 47
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 28, 2026. First seen by Alion on Oct 27, 2026. Altera scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.

Job Details:

Job Description:

Altera is enabling the future of programmable solutions that power innovation across AI, cloud, communications, industrial, aerospace, and defense applications. We are looking for a talented FPGA IP Software Development Engineer to join our engineering team and help develop next-generation FPGA-based platforms and embedded solutions.

Position Summary

As an FPGA IP Software Development Engineer, you will play a key role in designing, integrating, validating, and debugging FPGA-based systems for embedded, networking, and acceleration applications. This role is primarily focused on FPGA RTL development and system integration, including PCIe, High-Speed Interfaces (HPS), External Memory Interfaces (EMIF), and Ethernet IPs.

You will work closely with hardware and software teams on FPGA HW/SW co-development, system bring-up, debugging, and optimization of complex FPGA-based products, including SmartNICs, embedded platforms interacting with GPU and ARM HPS-based solutions.

The ideal candidate has strong FPGA design expertise, experience integrating complex IP subsystems, and an interest in collaborating across hardware and software domains.

Key Responsibilities

FPGA Design & Integration

  • Design, develop, integrate, and validate RTL for FPGA-based systems and platforms.
  • Implement and integrate FPGA subsystems various I/0 Technologies (PCIe, EMIF, Ethernet & networking IPs) and on-board ARM Hard Processor Systems (HPS)
  • Support FPGA system architecture, performance optimization, and debug activities.

HW/SW Co-Development

  • Collaborate with software and application teams on FPGA HW/SW co-design and integration.
  • Support board bring-up, system-level validation, and debugging.
  • Develop software abstractions, drivers, and frameworks that enable FPGA acceleration solutions.
  • Partner with cross-functional teams to optimize end-to-end system performance.

Product Development

  • Contribute to development of FPGA-based products including:
    • SmartNIC solutions
    • Embedded computing platforms (Physical AI/Robotics) with GPU
    • ARM-based FPGA systems
    • Communication and data center acceleration solutions
  • Participate in architecture discussions and technical reviews.
  • Support product deployment and customer-facing technical investigations as needed.

Process & Innovation

  • Drive continuous improvement in FPGA development, verification, and debug methodologies.
  • Evaluate and adopt new tools, flows, and automation techniques.
  • Stay current with advancements in FPGA technologies, networking, and embedded systems.

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$133.2K - $212.7K USD

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

Qualifications:

Required Qualifications

  • Bachelor's Degree in Electrical Engineering, (Masters strongly preferred) Computer Engineering, Computer Science, or related field.
  • 3+ years of experience in FPGA design and development.
  • Strong RTL development experience using Verilog and/or SystemVerilog.
  • Experience integrating FPGA IPs such as PCIe, Ethernet, EMIF, and ARM HPS.
  • Experience with FPGA system bring-up, validation, and debugging.
  • Understanding of FPGA development toolchains and implementation flows.
  • Strong problem-solving and debugging skills.
  • Ability to work effectively in a collaborative, fast-paced development environment.

Preferred Qualifications

  • Experience with FPGA HW/SW co-development and system-level integration.
  • Software development experience in C/C++, Python, or embedded Linux environments.
  • Experience developing FPGA-based embedded systems or SmartNIC solutions.
  • Familiarity with networking protocols and data center acceleration architectures.
  • Experience with FPGA acceleration frameworks and software abstractions.
  • Prior research or industry experience in FPGA-based acceleration, embedded systems, communications, robotics, or AI/GPU applications.
  • Experience working within a semiconductor or programmable logic environment.

Preferred Competencies

  • Strong cross-functional collaboration skills.
  • Ability to bridge hardware and software development teams.
  • Excellent debugging and root-cause analysis capabilities.
  • Self-motivated with a passion for learning new technologies.
  • Strong communication and technical documentation skills.
  • Interest in co-development environments where hardware and software are developed concurrently.

Why Join Altera?

At Altera, you'll have the opportunity to help build innovative FPGA-based products that power next-generation communications, embedded, AI, and data center solutions. You'll work alongside experienced engineers on cutting-edge technologies while influencing both hardware and software development in a highly collaborative environment.

Job Type:

Regular

Shift:

Shift 1 (United States of America)

Primary Location:

San Jose, California, United States

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,028,602 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
≈ $89k – $172k per year (Estimated) · In office · Nationals only · Full-Time · 3+ years exp · Bachelor's Degree · Barstow
DevOps
Linux
Apply
≈ $128k – $237k per year (Estimated) · Equity · In office · Full-Time · 5+ years exp · Bachelor's Degree · Milpitas
Python
MATLAB
Chips/EDA
JMP
Cryptography
GPG
Apply
≈ $89k – $178k per year (Estimated) · In office · Full-Time · 1+ year exp · Bachelor's Degree · Hillsboro
MATLAB
Chips/EDA
Statistical Process Control
JMP
Life Sciences
Design of Experiments
Apply
≈ $89k – $178k per year (Estimated) · Hybrid · Full-Time · 1+ year exp · Bachelor's Degree · Hillsboro · Folsom · Santa Clara
Python
C++
C++
OpenGL
LLVM
DirectX
AI/ML
CUDA
DevOps
CI/CD
HPC
Windows
Game Dev
HLSL
SPIR-V
Apply
≈ $109k – $210k per year (Estimated) · In office · Full-Time · 4+ years exp · Bachelor's Degree · Folsom
Python
SystemVerilog
Chips/EDA
UVM
Formal Verification
Apply
$56k – $136k per year · In office · Internship · Master's Degree · San Jose
Python
Verilog
C++
SystemVerilog
SystemC
Chips/EDA
Synopsys PrimeTime
Synopsys StarRC
Apply
$56k – $136k per year · In office · Internship · Master's Degree · San Jose
Python
Verilog
C++
SystemVerilog
SystemC
AI/ML
FastAI
PyTorch
Apply
≈ $143k – $264k per year (Estimated) · In office · 8+ years exp · Bachelor's Degree · Austin
Python
Verilog
SystemVerilog
Perl
DevOps
HPC
Linux
Unix
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys SpyGlass
Synopsys VC Formal
Synopsys PrimePower
Apply
≈ $246k – $453k per year (Estimated) · In office · 10+ years exp · Sunnyvale
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $34k – $78k per year (Estimated) · In office · Full-Time · 6+ years exp · Bachelor's Degree · Pune
Python
Verilog
Chips/EDA
Cadence Virtuoso
Apply
$133k – $213k per year · In office · Full-Time · 5+ years exp · Bachelor's Degree · San Jose
DevOps
GitHub
Apply
$133k – $193k per year · In office · Full-Time · 7+ years exp · Bachelor's Degree · San Jose
Python
Verilog
Apply
$232k – $341k per year · In office · Full-Time · 15+ years exp · Bachelor's Degree · San Jose
Python
C++
SystemVerilog
SystemC
Chips/EDA
UVM
Apply
CPU Design Engineer 30 days ago
$133k – $193k per year · In office · Full-Time · 3+ years exp · Bachelor's Degree · San Jose
Python
Verilog
C
SystemVerilog
C
GCC
Embedded C
MedTech
Verification & Validation
Apply
$232k – $341k per year · In office · Full-Time · 15+ years exp · Bachelor's Degree · San Jose
Apply
ASIC DFT Engineer 2 hours ago
$139k – $204k per year · Equity · Hybrid · Full-Time · 7+ years exp · Bachelor's Degree · San Jose · Austin
Verilog
SystemVerilog
Chips/EDA
Synopsys PrimeTime
Tessent
Synopsys TestMAX
Apply
≈ $43k – $75k per year (Estimated) · In office · Part-Time · San Jose · Santa Clara · Sunnyvale · Cupertino · Mountain View
Apply
≈ $43k – $75k per year (Estimated) · In office · Part-Time · San Jose · Santa Clara · Sunnyvale · Cupertino · Mountain View
Apply
≈ $49k – $102k per year (Estimated) · In office · Part-Time · San Jose · Santa Clara · Sunnyvale · Cupertino · Mountain View
Apply
≈ $43k – $75k per year (Estimated) · In office · Part-Time · San Jose · Santa Clara · Sunnyvale · Cupertino · Mountain View
Apply
See all jobs
This is one of many
2,028,602 more open roles from verified company boards, updated every day.