Location
In office (Bengaluru)
Employment
Full-Time
Confirmed on the employer's own hiring board on Oct 15, 2026. First seen by Alion on Sep 3, 2026. Altera scores A on the Alion truth index.
Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.
Backed by Horizon Technology Finance
Job Details:
Job Description:
Role summary
Support FPGA-based post-silicon validation: design bring-up, hardware testing (PVT and non-PVT),regression, anddesign/test automation. Build hands-on skill in lab HW, scripting, and RTL-aware debug under senior guidance.
Key responsibilities
- Execute FPGA post-silicon validation plans: functional, feature,regression, and stress
- Supportdesign bring-up: power-on, clocks, reset, link-up, and basic feature checks
- RunPVT testing(voltage / temperature / corner sweeps) and non-PVT HW tests
- Execute and maintainregressionsuites (manual and automated); triage failures and re-run as needed
- Develop and maintaindesign/test automationusingPython,Tcl, andCas needed
- Read and useRTLfor debug, signal tracing, and understanding expected behavior
- Use FPGA tools and lab instruments for HW bring-up and failure isolation
- File clear bugs with logs, setups, and repro steps
- Work with design, DV, and related teams on triage and closure
- Document procedures, automation, regression results, and status
oft skills
- Methodical, lab-safe, eager to automate repetitive validation and regression work
Quick learners; owns assigned test, regression, and automation tasks
Qualifications:
Required qualifications
- B.E. / B.Tech / M.S. in ECE, EE, Computer Engineering, or related
- 3-5 years in post-silicon validation, FPGA validation, HW test, or related
- HW knowledge:digital fundamentals, FPGA/SoC basics, lab bring-up comfort
- Experience or coursework exposure totest execution / regression(lab or simulation)
- Automation:practicalPythonfor test/lab automation and regression runs
- Scripting / embedded:TclandCfor tool flows, firmware-style, or board/test control
- RTL:ability to read Verilog/SystemVerilog (or VHDL) and relate failures to design behavior
- Familiarity with FPGA flows (compile, program, basic on-chip debug)
- Clear written communication for bugs and status
Job Type:
RegularShift:
Shift 1 (India)Primary Location:
Bengaluru, Karnataka, IndiaAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,742,653 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Bengaluru
App Dev Engr/Scient, Inter
1 hour ago
≈ $19k – $44k per year (Estimated) • In office • 3+ years exp • Noida
Python
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Cadence Xcelium
Apply
Principal Engineer – Design Engineering
1 hour ago
≈ $23k – $53k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
C++
SystemVerilog
VHDL
Perl
Chips/EDA
Formal Verification
Apply
SoC_Expert
6 months ago
≈ $17k – $42k per year (Estimated) • In office • Full-Time • Bengaluru
C++
DevOps
HPC
Linux
Apply
Embedded SW Developer_Metering
3 months ago
≈ $15k – $34k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Bengaluru
Python
C++
C++
CMake
DevOps
RTOS
CI/CD
Git
Docker
IoT
Zigbee
Apply
Embedded_Linux_Developer_JCIH_ECT
2 months ago
In office • Full-Time • Coimbatore
C
C++
C
Embedded C
AI/ML
Edge AI
DevOps
CI/CD
Linux
TCP/IP
IoT
MQTT
Apply
FPGA/ Digital Design Engineer I - Onsite
11 days ago
$57k – $109k per year • In office • Secret • Full-Time • Bachelor's Degree • McKinney
Python
Verilog
VHDL
DevOps
Git
GitHub
Linux
Chips/EDA
Riviera-PRO
Management
Agile
Apply
FPGA/ Digital Design Engineer II - Onsite
11 days ago
$69k – $131k per year • In office • Secret • Full-Time • Master's Degree • McKinney
Python
Verilog
VHDL
DevOps
Git
GitHub
Linux
Chips/EDA
Riviera-PRO
Management
Agile
Apply
FPGA/ Digital Design Engineer I - Onsite
11 days ago
$57k – $109k per year • In office • Secret • Full-Time • Bachelor's Degree • Tucson
Python
Verilog
VHDL
DevOps
Git
GitHub
Linux
Chips/EDA
Riviera-PRO
Management
Agile
Apply
FPGA/ Digital Design Engineer I - Onsite
11 days ago
$57k – $109k per year • In office • Secret • Full-Time • Bachelor's Degree • Tewksbury
Python
Verilog
VHDL
DevOps
Git
GitHub
Linux
Chips/EDA
Riviera-PRO
Management
Agile
Apply
FPGA/ Digital Design Engineer II - Onsite
11 days ago
$69k – $131k per year • In office • Secret • Full-Time • Master's Degree • Boston
Python
Verilog
VHDL
DevOps
Git
GitHub
Linux
Chips/EDA
Riviera-PRO
Management
Agile
Apply
FPGA IP Design and Verification Engineer
25 days ago
≈ $20k – $50k per year (Estimated) • In office • Full-Time • 7+ years exp • Hyderabad
Python
Verilog
SystemVerilog
VHDL
Perl
Apply
IP Logic Design Engineer
26 days ago
≈ $33k – $69k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
SystemVerilog
DevOps
Linux
Chips/EDA
Siemens ModelSim
Apply
Senior FPGA Silicon Validation Engineer
11 days ago
≈ $21k – $48k per year (Estimated) • In office • Full-Time • George Town
Apply
Senior Product Development Engineer
15 days ago
≈ $21k – $48k per year (Estimated) • In office • Full-Time • Bachelor's Degree • George Town
Apply
CPU Design Engineer
17 days ago
$133k – $193k per year • In office • Full-Time • 3+ years exp • Bachelor's Degree • San Jose
Python
Verilog
C
SystemVerilog
C
GCC
Embedded C
Apply
Principal Engineer-Verification
1 day ago
≈ $23k – $53k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
C++
SystemVerilog
VHDL
Perl
Chips/EDA
UVM
Formal Verification
Apply
Principal Verification Engineer
1 day ago
≈ $23k – $53k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Bengaluru
Python
Verilog
C++
SystemVerilog
VHDL
Perl
Chips/EDA
UVM
Formal Verification
Apply
Product Manager II
1 day ago
≈ $16k – $37k per year (Estimated) • In office • Bengaluru
AI/ML
Edge AI
Management
WhatsApp
Apply
Product Owner
1 day ago
≈ $27k – $54k per year (Estimated) • In office • Full-Time • 7+ years exp • Bengaluru
Management
Agile
Apply
In office • Contractor • Bachelor's Degree • Bengaluru • Mumbai
ABAP
ABAP
SAP Workflow
Apply
This is one of many
1,742,653 more open roles from verified company boards, updated every day.

