658,057open jobs
38,313companies
94,964added this week
Browse all
Salary
$28k – $61k per year (Estimated)
Location
In office (Malaysia)
Seniority
Staff · 3+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Altera is an American programmable logic company whose field programmable gate array business was founded in 1983, acquired by Intel in 2015 and separated again as a standalone company in 2025 when the private equity firm Silver Lake took a majority stake. It designs FPGAs and structured application specific integrated circuits used where a design must be reconfigurable after manufacture, which makes them common in communications infrastructure, industrial control, automotive, aerospace, defence and test equipment. Headquartered in San Jose, the company sells its Agilex and Cyclone device families alongside the Quartus design software engineers use to program them.

Job Details:

Job Description:

As a Senior/Staff Applications Engineer, you will work with customers, Altera and Distribution field personnel in multiple geographies, and specialist colleagues to enable design wins and bring issues to closure as efficiently as possible. Your specific responsibilities will include but are not limited to the following:

  • Provide technical support & training for Altera FPGA features: Embedded IP and Processor solutions, Flash solutions, FPGA configuration and programming solutions.

  • Develop & validate design examples on development kits to showcase Altera FPGA features.

  • Develop technical documentation such as device handbook, user guides, tutorials & application notes for key features/applications of FPGA products.

  • Work with design and engineering teams to drive improvement in user’s experience for FPGA product and solution.

Qualifications:

  • Bachelor or Master Degree in Electronics and Electrical Engineering, or equivalent, with a minimum of 3 years of relevant experience.

  • Excellent verbal and written communications skills in English.

  • Independent and with good and systematic debugging skills.

  • Analytical and strong problem-solving skills, and ability to drive issues to closure are essential.

  • Experience in one or more of the following areas: FPGA and CPLD technologies, embedded system, digital logic design, industrial I/O standards, flash interface, RTL, Verilog/VHDL programming, C programming or hardware/board debug.

  • Highly motivated to learn and adapt to fast-changing technologies and environments.

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
658,057 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Malaysia
$37k – $91k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Taiwan
Verilog
SystemVerilog
VHDL
Management
Agile
Apply
In office • 5+ years exp
Python
Verilog
SystemVerilog
VHDL
Perl
AI/ML
Model Context Protocol
Multimodal AI
Chips/EDA
Synopsys PrimeTime
Synopsys SpyGlass
Apply
$28k per year (net) • In office • Bachelor's Degree • Saint Petersburg
Verilog
SystemVerilog
VHDL
Chips/EDA
Altium Designer
Xilinx Vivado
Apply
$42k – $92k per year (Estimated) • In office • Full-Time • 7+ years exp • Bachelor's Degree • Hyderabad • Bengaluru
Verilog
SystemVerilog
VHDL
Chisel
DevOps
Vector
Chips/EDA
Cadence JasperGold
Formal Verification
Synopsys VC Formal
Apply
$32k – $66k per year (Estimated) • In office • Full-Time • 10+ years exp • Bachelor's Degree • Malaysia
Python
Verilog
C++
Perl
SAS
Apply
In office • Full-Time • 8+ years exp • Bachelor's Degree • Malaysia
Python
Verilog
Cybersecurity
Threat Modeling
Apply
$22k – $49k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Malaysia
Python
Verilog
SystemVerilog
VHDL
Perl
DevOps
Git
Chips/EDA
UVM
Xilinx Vivado
Apply
Compliance Engineer 2 days ago
$12k – $34k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Malaysia
Apply
$27k – $63k per year (Estimated) • In office • Full-Time • 8+ years exp • Bachelor's Degree • Malaysia
C
C
U-Boot
Apply
$15k – $35k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Malaysia
Python
Verilog
C++
Apply
$17k – $42k per year (Estimated) • Remote/Hybrid • Full-Time • Bachelor's Degree • Malaysia
COBOL
Groovy
COBOL
IBM MQ
DevOps
Ansible
CI/CD
Jenkins
Apply
In office • Full-Time • 8+ years exp • Bachelor's Degree • Malaysia
Python
Verilog
Cybersecurity
Threat Modeling
Apply
$19k – $40k per year (Estimated) • In office • Full-Time • 8+ years exp • Malaysia
Apply
In office • Full-Time • Malaysia
Apply
Process Engineer 11 hours ago
$15k – $31k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Johor Bahru
Python
SQL
Cybersecurity
CAPA
Analytics
Power BI
Apply
See all jobs
This is one of many
658,057 more open roles from verified company boards, updated every day.