1,962,369open jobs
115,865companies
246,414added this week
Browse all
Salary
≈ $16k – $39k per year (Estimated)
Location
In office (Hsinchu)

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Oct 8, 2026. AMD scores B on the Alion truth index.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE:

We are looking for a hands-on automation engineer to drive the development and deployment of next-generation packaging design automation and AI-driven workflows. You will focus on accelerating the design of advanced heterogeneous integration technologies-specifically substrates, organic interposers, and bridge interconnects. AMD's environment is fast-paced, results-oriented, and built upon a legion of innovators with a passion for winning technology.

THE PERSON:

The successful candidate is a hands-on technical contributor who can bridge the gap between physical design requirements and software automation to build AI-driven workflows. He or she must have a drive for solutions and an aptitude to thrive in a multi-tasking environment, translating complex design challenges into scriptable, scalable workflows. They should possess good cross-functional collaboration skills to work across Design, EDA, and AI teams, with clear technical communication and documentation skills. Able to work effectively with minimal supervision and motivated to grow along the technical ladder.

KEY RESPONSIBILITIES:

  • Develop, deploy, and maintain AI workflows for Substrate, Interposer, and Silicon Bridge design methodologies.
  • Apply AI/ML methodologies to optimize critical design stages, including auto-routing, component placement, and signal integrity optimization.
  • Work with EDA vendors and internal stakeholders to evaluate and implement next-generation features for 2.5D and 3D packaging.
  • Contribute to the transition from manual design practices to "Agentic" and algorithmic design workflows.
  • Collaborate with electrical and mechanical analysis teams to build closed-loop optimization systems that feed simulation results back into design construction.
  • Document and report automation efficiency gains, ROI, and tool-capability improvements.
  • Collaborate with cross-functional teams to support critical design tape-outs and methodology milestones.
  • Share coding best practices and packaging knowledge with peers.

PREFERRED EXPERIENCE:

  • Strong knowledge of EDA packaging design tools (Cadence APD/SiP, Siemens Xpedition, or Synopsys 3DIC/Compiler).
  • Hands-on track record of developing automation using Python, Tcl, SKILL, or C++.
  • Experience applying AI/ML frameworks (PyTorch, TensorFlow, etc.) to engineering or design problems.
  • Familiarity with advanced packaging architectures (2.5D/3D, Chiplets, Fan-Out, Hybrid Bonding).
  • Familiarity with design verification flows (DRC/LVS) and electrical extraction concepts.
  • Experience automating Cadence Allegro package databases (SKILL) and/or SI/PI data workflows (e.g., PowerSI) is a plus.
  • Good teamwork and interpersonal skills.

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, with relevant packaging or CAD-automation experience.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

We are looking for a hands-on automation engineer to drive the development and deployment of next-generation packaging design automation and AI-driven workflows. You will focus on accelerating the design of advanced heterogeneous integration technologies-specifically substrates, organic interposers, and bridge interconnects. AMD's environment is fast-paced, results-oriented, and built upon a legion of innovators with a passion for winning technology.

THE PERSON:

The successful candidate is a hands-on technical contributor who can bridge the gap between physical design requirements and software automation to build AI-driven workflows. He or she must have a drive for solutions and an aptitude to thrive in a multi-tasking environment, translating complex design challenges into scriptable, scalable workflows. They should possess good cross-functional collaboration skills to work across Design, EDA, and AI teams, with clear technical communication and documentation skills. Able to work effectively with minimal supervision and motivated to grow along the technical ladder.

KEY RESPONSIBILITIES:

  • Develop, deploy, and maintain AI workflows for Substrate, Interposer, and Silicon Bridge design methodologies.
  • Apply AI/ML methodologies to optimize critical design stages, including auto-routing, component placement, and signal integrity optimization.
  • Work with EDA vendors and internal stakeholders to evaluate and implement next-generation features for 2.5D and 3D packaging.
  • Contribute to the transition from manual design practices to "Agentic" and algorithmic design workflows.
  • Collaborate with electrical and mechanical analysis teams to build closed-loop optimization systems that feed simulation results back into design construction.
  • Document and report automation efficiency gains, ROI, and tool-capability improvements.
  • Collaborate with cross-functional teams to support critical design tape-outs and methodology milestones.
  • Share coding best practices and packaging knowledge with peers.

PREFERRED EXPERIENCE:

  • Strong knowledge of EDA packaging design tools (Cadence APD/SiP, Siemens Xpedition, or Synopsys 3DIC/Compiler).
  • Hands-on track record of developing automation using Python, Tcl, SKILL, or C++.
  • Experience applying AI/ML frameworks (PyTorch, TensorFlow, etc.) to engineering or design problems.
  • Familiarity with advanced packaging architectures (2.5D/3D, Chiplets, Fan-Out, Hybrid Bonding).
  • Familiarity with design verification flows (DRC/LVS) and electrical extraction concepts.
  • Experience automating Cadence Allegro package databases (SKILL) and/or SI/PI data workflows (e.g., PowerSI) is a plus.
  • Good teamwork and interpersonal skills.

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, with relevant packaging or CAD-automation experience.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,962,369 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Hsinchu
≈ $28k – $58k per year (Estimated) • Remote (Taiwan) • 15+ years exp • Bachelor's Degree • Taipei
C++
AI/ML
CUDA
ROCm
DevOps
Linux
Apply
≈ $19k – $44k per year (Estimated) • Remote (Taiwan) • 4+ years exp • Taipei
Design
Sketch
Apply
≈ $21k – $48k per year (Estimated) • Remote (Taiwan) • 10+ years exp • Bachelor's Degree • Taipei
Verilog
SystemVerilog
Chips/EDA
Siemens ModelSim
UVM
Xilinx Vivado
Apply
≈ $20k – $46k per year (Estimated) • Remote (Taiwan) • 7+ years exp • Taipei
Apply
≈ $20k – $46k per year (Estimated) • Remote (Taiwan) • 4+ years exp • Taipei
Apply
In office • Singapore
Python
C++
Apply
Hybrid • 1+ year exp • Bachelor's Degree • Mexico City
Python
Java
SQL
DevOps
Rest API
Apply
≈ $9.5k – $22k per year (Estimated) • In office • Full-Time • 2+ years exp • Bengaluru
Python
SQL
Analytics
Tableau
Power BI
Apply
In office • 3+ years exp • Bachelor's Degree • Beirut
Python
SQL
Databases
PostgreSQL
DevOps
Rest API
CI/CD
Git
Analytics
ETL/ELT
Energy
PSS/E
Apply
Lead GIS Engineer 2 days ago
≈ $33k – $83k per year (Estimated) • In office • 6+ years exp • Bachelor's Degree • Beirut
Python
AI/ML
Dagster
DevOps
GCP
Azure
CI/CD
AWS
Analytics
ETL/ELT
Management
Agile
Energy
PSS/E
Apply
≈ $65k – $130k per year (Estimated) • In office • Bachelor's Degree • Markham
Verilog
Apply
CPU Cache Architect 3 days ago
≈ $148k – $269k per year (Estimated) • In office • PhD • Fort Collins
Verilog
C++
Apply
≈ $169k – $308k per year (Estimated) • In office • Bachelor's Degree • San Jose
SystemVerilog
Chips/EDA
Xilinx Vivado
Apply
≈ $168k – $319k per year (Estimated) • In office • Santa Clara
Python
Verilog
Ruby
SystemVerilog
Perl
Apply
≈ $26k – $58k per year (Estimated) • In office • Bachelor's Degree • Hyderabad
Apply
≈ $28k – $58k per year (Estimated) • In office • 12+ years exp • Hsinchu
Python
C++
SystemVerilog
Perl
DevOps
Unix
Chips/EDA
UVM
Formal Verification
Apply
≈ $39k – $88k per year (Estimated) • Hybrid • Full-Time • 12+ years exp • Hsinchu
Python
Verilog
SystemVerilog
Perl
Apply
≈ $16k – $37k per year (Estimated) • In office • Full-Time • Master's Degree • Hsinchu
Python
MATLAB
AI/ML
Machine Learning
Chips/EDA
Electron Microscopy (SEM/TEM)
Apply
≈ $9.5k – $22k per year (Estimated) • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • Hsinchu
Chips/EDA
Photolithography
Apply
≈ $21k – $49k per year (Estimated) • Equity • In office • Full-Time • 5+ years exp • Bachelor's Degree • Hsinchu
Chips/EDA
Photolithography
Apply
See all jobs
This is one of many
1,962,369 more open roles from verified company boards, updated every day.