1,912,256open jobs
111,911companies
250,690added this week
Browse all
Salary
≈ $168k – $319k per year (Estimated)
Location
In office (Santa Clara)
Seniority
Staff
Visa
No sponsorship (stated in the posting)

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on Oct 21, 2026. AMD scores B on the Alion truth index.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE:

Do you want to be at the forefront of designing the next Ryzen or Epyc CPU? AMD is seeking an experienced and creative processor designer to analyze and drive power efficient microarchitecture development for the Core pipeline in our the next-generation processor. This is a cross-functional role where you will work closely with the RTL, Architecture, Physical Design and Validation teams to evaluate and optimize the power consumption of the design. You should be highly experienced in the microprocessor development process and have a consistent track record of delivering timely, high-quality products. A broad and thorough understanding of low-power design techniques, microprocessor architecture and RTL logic design is required.

KEY RESPONSIBILITIES:

  • Analyze power consumption of new and existing micro-architectural features of Next Generation High-Performance CPU Cores. Propose and drive the development of new features and optimizations for existing logic.
  • Analyze power characteristics of the latest Server/Client CPU workloads and use the data to influence microarchitecture decisions.
  • Collaborate with the RTL team to improve the implementation. Asist them in interpreting power analysis results from tools such as PTPX. Work with the team to gather correct estimates of dynamic power consumption and savings that can be achieved through design optimizations.
  • Collaborate with the Physical Design Team to achieve low power while utilizing the latest cutting-edge fabrication technologies.
  • Collaborate with the Design Verification Team to generate tests that activate the functions under study.
  • Validate power consumption of features in Silicon. Analyze any discrepancies with pre-Silicon projections and provide feedback to the design process.
  • Work with the tools and methodologies teams to define and update tools to aid power analysis. Use AI to develop tools and improve the workflow.
  • Deliver high-quality products on schedule while working with engineers that act as one team.

Required experience:

  • Expert level experience in High-Performance Microprocessor Design.
  • Experience must include a strong level of experience in low power design techniques with industry tools in a CPU, GPU or devices of similar complexity.

Preferred experience:

  • Register Transfer Level (RTL) coding for high-speed designs
  • Verilog/System Verilog, RTL Methodology, Coding practices
  • Logic design
  • Working with Performance simulators, workloads and analyzing their results
  • Coding and techniques for Low Power
  • Exposure to Verification methods
  • Experience with Timing closure, Physical Design, Synthesis, or Place and Route
  • Problem Solving and Debugging Skills
  • Excellent Communication and Documentation Skills
  • Using AI and LLMs to aid development, improve quality and automate workflows.
  • Scripting such as Ruby, Python, Perl, or Shell is a plus

Academic credentials: MS EE/CE/CS plus years of relevant experience preferred

LOCATION: Santa Clara, Ca

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

Do you want to be at the forefront of designing the next Ryzen or Epyc CPU? AMD is seeking an experienced and creative processor designer to analyze and drive power efficient microarchitecture development for the Core pipeline in our the next-generation processor. This is a cross-functional role where you will work closely with the RTL, Architecture, Physical Design and Validation teams to evaluate and optimize the power consumption of the design. You should be highly experienced in the microprocessor development process and have a consistent track record of delivering timely, high-quality products. A broad and thorough understanding of low-power design techniques, microprocessor architecture and RTL logic design is required.

KEY RESPONSIBILITIES:

  • Analyze power consumption of new and existing micro-architectural features of Next Generation High-Performance CPU Cores. Propose and drive the development of new features and optimizations for existing logic.
  • Analyze power characteristics of the latest Server/Client CPU workloads and use the data to influence microarchitecture decisions.
  • Collaborate with the RTL team to improve the implementation. Asist them in interpreting power analysis results from tools such as PTPX. Work with the team to gather correct estimates of dynamic power consumption and savings that can be achieved through design optimizations.
  • Collaborate with the Physical Design Team to achieve low power while utilizing the latest cutting-edge fabrication technologies.
  • Collaborate with the Design Verification Team to generate tests that activate the functions under study.
  • Validate power consumption of features in Silicon. Analyze any discrepancies with pre-Silicon projections and provide feedback to the design process.
  • Work with the tools and methodologies teams to define and update tools to aid power analysis. Use AI to develop tools and improve the workflow.
  • Deliver high-quality products on schedule while working with engineers that act as one team.

Required experience:

  • Expert level experience in High-Performance Microprocessor Design.
  • Experience must include a strong level of experience in low power design techniques with industry tools in a CPU, GPU or devices of similar complexity.

Preferred experience:

  • Register Transfer Level (RTL) coding for high-speed designs
  • Verilog/System Verilog, RTL Methodology, Coding practices
  • Logic design
  • Working with Performance simulators, workloads and analyzing their results
  • Coding and techniques for Low Power
  • Exposure to Verification methods
  • Experience with Timing closure, Physical Design, Synthesis, or Place and Route
  • Problem Solving and Debugging Skills
  • Excellent Communication and Documentation Skills
  • Using AI and LLMs to aid development, improve quality and automate workflows.
  • Scripting such as Ruby, Python, Perl, or Shell is a plus

Academic credentials: MS EE/CE/CS plus years of relevant experience preferred

LOCATION: Santa Clara, Ca

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,912,256 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Santa Clara
Memory Architect 3 hours ago
≈ $250k – $456k per year (Estimated) • Hybrid • Full-Time • Mountain View
Python
C++
SystemVerilog
AI/ML
Machine Learning
Apply
≈ $336k – $609k per year (Estimated) • Hybrid • Full-Time • 15+ years exp • Bachelor's Degree • Mountain View
Apply
$146k – $198k per year • In office • Secret • Full-Time • 14+ years exp • Bachelor's Degree • El Segundo • Huntington Beach
Apply
$146k – $198k per year • In office • Secret • Full-Time • 14+ years exp • Bachelor's Degree • El Segundo • Huntington Beach
SystemVerilog
Chips/EDA
UVM
Apply
$98k – $164k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Wilmington
DevOps
GitLab
Management
Agile
Waterfall
SpaceTech
DO-178C
Apply
≈ $95k – $228k per year (Estimated) • In office • Atlanta
Python
Java
SQL
C++
DevOps
Git
Docker
Design
AutoCAD
IoT
Node-RED
Apply
Site Engineer 1 day ago
$69k – $101k per year • In office • Full-Time • 1+ year exp • Bachelor's Degree • Palestine
Python
SQL
AI/ML
Machine Learning
DevOps
Linux
Apply
≈ $34k – $67k per year (Estimated) • In office • Internship • Luxembourg
Python
Apply
$205k – $240k per year • In office • Full-Time • 3+ years exp • Master's Degree • Newport Beach
Python
C++
Apply
≈ $20k – $46k per year (Estimated) • Hybrid • 2+ years exp • Moscow
Python
SQL
Python
FastAPI
Asyncio
Pydantic
Databases
MySQL
PostgreSQL
Redis
ClickHouse
AI/ML
LangGraph
LangChain
Model Context Protocol
Function Calling
Langfuse
LangSmith
LLM
RAG
DevOps
Docker Compose
GitLab CI
Docker
Kubernetes
Nginx
Amazon S3
Apply
≈ $148k – $269k per year (Estimated) • In office • PhD • Fort Collins
Verilog
C++
Apply
≈ $169k – $308k per year (Estimated) • In office • Bachelor's Degree • San Jose
SystemVerilog
Chips/EDA
Xilinx Vivado
Apply
≈ $121k – $273k per year (Estimated) • In office • Bachelor's Degree • Austin
Python
Java
Verilog
TypeScript
Ruby
C#
SystemVerilog
Perl
AI/ML
Prompt Engineering
Function Calling
AI Agents
LLM
RAG
Agentic Workflows
Chips/EDA
Verilator
Verible
Apply
≈ $117k – $215k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Austin
Assembly
Apply
≈ $172k – $327k per year (Estimated) • In office • Bachelor's Degree • Secaucus
Apply
In office • Internship • Bachelor's Degree • Santa Clara
Python
Perl
AI/ML
Copilot
ChatGPT
Apply
≈ $131k – $264k per year (Estimated) • Equity • Hybrid • 10+ years exp • Master's Degree • Santa Clara • Irvine
Python
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Cadence Voltus
TCAD
Apply
$168k – $259k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Santa Clara • Seattle
DevOps
Terraform
Kubernetes
Management
Smartsheet
Jira
Apply
$152k – $242k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Santa Clara • Redmond • Seattle
Python
Go
C++
C++
TensorFlow C++
AI/ML
JAX
TensorFlow
PyTorch
Ray
Machine Learning
DevOps
GCP
SLURM
Azure
AWS
Docker
Kubernetes
HPC
Apply
$144k – $230k per year • In office • Full-Time • 12+ years exp • Bachelor's Degree • Santa Clara
Apply
See all jobs
This is one of many
1,912,256 more open roles from verified company boards, updated every day.