1,912,256open jobs
111,911companies
250,690added this week
Browse all
Salary
≈ $71k – $125k per year (Estimated)
Location
In office (Penicuik)
Seniority
Senior

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on Oct 9, 2026. AMD scores B on the Alion truth index.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger - technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE:

As part of AMD's networking silicon team, you will work on next-generation network processors and SmartNIC technologies, driving verification of complex packet-processing, control-plane, and system-level features. You will leverage automation, data-driven methodologies, and AI-assisted engineering tools to improve verification productivity, accelerate debug, enhance coverage analysis, and help deliver high-quality silicon.

This role provides the opportunity to work at the intersection of networking silicon, advanced verification methodologies, and AI-driven engineering productivity. You will help shape how modern verification teams leverage automation and intelligent workflows to improve quality, scalability, and time-to-market.

THE PERSON:

You have a passion for modern, complex processor architectures, digital design, and verification. You are a collaborative team player with excellent communication skills and experience working with engineers across multiple sites and time zones. You possess strong analytical and problem-solving skills, are eager to learn, and are motivated to tackle challenging technical problems.

KEY RESPONSIBILITIES:

  • Collaborate with architects, hardware engineers, and firmware engineers to understand new features and define verification requirements.
  • Build comprehensive verification plans that account for interactions across hardware, firmware, software, and system-level use cases.
  • Develop directed and constrained-random tests, verification environments, and automation infrastructure.
  • Estimate verification effort and identify required enhancements to verification environments and methodologies.
  • Debug test failures to determine root cause and work with RTL and firmware engineers to resolve design defects.
  • Review and drive functional and code coverage closure through targeted test development and analysis.
  • Contribute to advanced verification methodologies spanning simulation, emulation, and data-driven analytics to accelerate silicon quality and release readiness.
  • Develop automation solutions and leverage AI-assisted workflows to improve verification efficiency, debug productivity, coverage analysis, and test development.
  • Drive continuous improvement of verification processes through scripting, automation, and emerging AI technologies.

PREFERRED EXPERIENCE:

  • Proficient in IP-level ASIC verification.
  • Strong experience with UVM testbenches and SystemVerilog.
  • Proficient in debugging RTL and firmware using industry-standard simulation tools.
  • Experience with Verilog, SystemVerilog, C, and C++.
  • Experience developing UVM-based verification frameworks, reusable components, and verification methodologies.
  • Experience with Python, Perl, Shell, Makefiles, or similar scripting languages.
  • Familiarity with data analytics, workflow automation, and AI-enabled engineering practices.
  • Experience applying AI/ML-assisted tools to verification, debug, coverage closure, or engineering productivity workflows.
  • Experience using Python-based frameworks and AI-assisted development tools to improve engineering efficiency.
  • Good understanding of SystemC and TLM; related experience is a plus.
  • Exposure to networking, packet processing, Ethernet, SmartNIC, or networking processor architectures is highly desirable.
  • Exposure to leadership and mentorship is an asset.

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, or a related field.

#LI-CY1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

As part of AMD's networking silicon team, you will work on next-generation network processors and SmartNIC technologies, driving verification of complex packet-processing, control-plane, and system-level features. You will leverage automation, data-driven methodologies, and AI-assisted engineering tools to improve verification productivity, accelerate debug, enhance coverage analysis, and help deliver high-quality silicon.

This role provides the opportunity to work at the intersection of networking silicon, advanced verification methodologies, and AI-driven engineering productivity. You will help shape how modern verification teams leverage automation and intelligent workflows to improve quality, scalability, and time-to-market.

THE PERSON:

You have a passion for modern, complex processor architectures, digital design, and verification. You are a collaborative team player with excellent communication skills and experience working with engineers across multiple sites and time zones. You possess strong analytical and problem-solving skills, are eager to learn, and are motivated to tackle challenging technical problems.

KEY RESPONSIBILITIES:

  • Collaborate with architects, hardware engineers, and firmware engineers to understand new features and define verification requirements.
  • Build comprehensive verification plans that account for interactions across hardware, firmware, software, and system-level use cases.
  • Develop directed and constrained-random tests, verification environments, and automation infrastructure.
  • Estimate verification effort and identify required enhancements to verification environments and methodologies.
  • Debug test failures to determine root cause and work with RTL and firmware engineers to resolve design defects.
  • Review and drive functional and code coverage closure through targeted test development and analysis.
  • Contribute to advanced verification methodologies spanning simulation, emulation, and data-driven analytics to accelerate silicon quality and release readiness.
  • Develop automation solutions and leverage AI-assisted workflows to improve verification efficiency, debug productivity, coverage analysis, and test development.
  • Drive continuous improvement of verification processes through scripting, automation, and emerging AI technologies.

PREFERRED EXPERIENCE:

  • Proficient in IP-level ASIC verification.
  • Strong experience with UVM testbenches and SystemVerilog.
  • Proficient in debugging RTL and firmware using industry-standard simulation tools.
  • Experience with Verilog, SystemVerilog, C, and C++.
  • Experience developing UVM-based verification frameworks, reusable components, and verification methodologies.
  • Experience with Python, Perl, Shell, Makefiles, or similar scripting languages.
  • Familiarity with data analytics, workflow automation, and AI-enabled engineering practices.
  • Experience applying AI/ML-assisted tools to verification, debug, coverage closure, or engineering productivity workflows.
  • Experience using Python-based frameworks and AI-assisted development tools to improve engineering efficiency.
  • Good understanding of SystemC and TLM; related experience is a plus.
  • Exposure to networking, packet processing, Ethernet, SmartNIC, or networking processor architectures is highly desirable.
  • Exposure to leadership and mentorship is an asset.

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, or a related field.

#LI-CY1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,912,256 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Penicuik
≈ $63k – $110k per year (Estimated) • Equity • Hybrid • Nationals only • Oxford
Python
C++
DevOps
Git
Quantum
IonQ
Apply
≈ $70k – $123k per year (Estimated) • In office • Full-Time • Bachelor's Degree • United Kingdom
C
MATLAB
C
Embedded C
MATLAB
Simulink
Management
Agile
Apply
≈ $59k – $103k per year (Estimated) • In office • Full-Time • 4+ years exp • Bachelor's Degree • Edinburgh
Python
Verilog
SystemVerilog
Apply
Electronics Engineer 10 days ago
≈ $52k – $121k per year (Estimated) • Hybrid • Full-Time • 3+ years exp • Reading
Apply
≈ $59k – $104k per year (Estimated) • Hybrid • Nationals only • Full-Time • 3+ years exp • Reading
Apply
FPGA Verification 1 day ago
In office • Full-Time • Bengaluru
Python
Verilog
SystemVerilog
VHDL
Chips/EDA
Intel Quartus Prime
Siemens QuestaSim
Siemens ModelSim
UVM
Xilinx Vivado
Synopsys ZeBu
Cadence Palladium
Synopsys HAPS
Cadence Protium
MedTech
Verification & Validation
Apply
Sr DFT Engineer 1 day ago
≈ $9.5k – $27k per year (Estimated) • In office • Full-Time • Noida
Python
Perl
Chips/EDA
Tessent
Cadence Xcelium
Synopsys TestMAX
Apply
≈ $48k – $95k per year (Estimated) • In office • Full-Time • Frankfurt am Main
Python
PowerShell
AI/ML
Model Context Protocol
DevOps
Terraform
Management
Scrum
Apply
≈ $44k – $86k per year (Estimated) • In office • Full-Time • Berlin
Python
PowerShell
AI/ML
Model Context Protocol
DevOps
Terraform
Management
Scrum
Apply
≈ $84k – $180k per year (Estimated) • In office • Full-Time • PhD • Levallois-Perret
Python
AI/ML
NLP
Transformers
TensorFlow
PyTorch
LLM
Hugging Face
Machine Learning
Apply
≈ $26k – $58k per year (Estimated) • In office • Bachelor's Degree • Hyderabad
Apply
≈ $68k – $140k per year (Estimated) • In office • Bachelor's Degree • Belgrade
Verilog
C++
SystemVerilog
Chips/EDA
UVM
Apply
≈ $116k – $238k per year (Estimated) • In office • Bachelor's Degree • Cork
Verilog
Apply
≈ $102k – $175k per year (Estimated) • In office • Bachelor's Degree • Vancouver
Python
Chips/EDA
Cadence Innovus
Synopsys PrimeTime
Synopsys Fusion Compiler
Synopsys StarRC
Ansys RedHawk
Apply
≈ $19k – $49k per year (Estimated) • In office • Bachelor's Degree • Shanghai
Python
Perl
Chips/EDA
Cadence Innovus
Synopsys Fusion Compiler
Apply
≈ $104k – $214k per year (Estimated) • Hybrid • Penicuik
SystemVerilog
Apply
In office • Internship • Bachelor's Degree • Penicuik
Python
Java
Verilog
VHDL
Chips/EDA
Xilinx Vivado
Apply
≈ $104k – $214k per year (Estimated) • In office • Penicuik
Apply
In office • Internship • Bachelor's Degree • Penicuik
Python
Verilog
C++
VHDL
DevOps
Windows
Apply
Driving Instructor 6 days ago
$61k per year • In office • Bachelor's Degree • Penicuik
JavaScript
Apply
See all jobs
This is one of many
1,912,256 more open roles from verified company boards, updated every day.