1,914,722open jobs
111,991companies
249,895added this week
Browse all
Salary
≈ $108k – $286k per year (Estimated)
Location
In office (Santa Clara)
Seniority
Principal
Visa
No sponsorship (stated in the posting)

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on Sep 23, 2026. AMD scores B on the Alion truth index.

Overview
Company
Impact
Profile match

AMD

AMD is an American semiconductor company founded in 1969 and headquartered in Santa Clara, California, that designs processors, graphics chips and adaptive computing hardware without owning fabrication plants. Its Ryzen and Threadripper processors and Radeon graphics serve consumers and creators, EPYC server chips have taken a large share of the data centre market from Intel, and the Instinct accelerators compete for AI training and inference workloads. The 2022 acquisition of Xilinx added field-programmable gate arrays and adaptive systems on chip, and the company also supplies the custom silicon inside the PlayStation and Xbox consoles.

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gamingand embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuityand a shared passion to create something extraordinary. When you join AMD, you’lldiscover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.Together, we advance your career.

THE ROLE:

The Technical Fellow for High-Speed Interconnect and Optics is a senior technical leader responsible for defining and advancing NTSG’s system-level interconnect architecture for next-generation AI, HPC, and data center platforms. This role drives innovation across electrical and optical interconnect technologies-spanning ASICs, advanced packaging, boards, optics, and full-system integration-while shaping industry direction and contributing to AMD’s long-term technology roadmap

THE PERSON:

Defining next-generation interconnect architecture in this Lead role and long-term strategy for next-generation electrical and optical interconnects, including pluggable optics, co-packaged optics (CPO), co-packaged copper (CPC), and onboard optics (OBO), enabling scalable AI scale-up and scale-out system architectures.

KEY RESPONSIBILITIES:

Drive System-Level SI/PI Excellence

  • Provide technical authority and leadership in high-speed signal integrity (SI) and power delivery network (PDN) design across ASICs, packages, boards, connectors, and optical interfaces. Ensure robust, end-to-end performance at 112G, 224G, and beyond under real-world system operating conditions.

Lead Optical System Integration and Packaging Innovation

  • Drive end-to-end optical system integration, including optics module architecture, silicon photonics, laser integration (internal and external), advanced packaging solutions, and thermal and power optimization for high-density systems.

Guide SerDes and ASIC Co-Optimization

  • Influence SerDes architecture, specifications, modeling assumptions, and tuning strategies to ensure alignment between ASIC design and real-world channel behavior, optical characteristics, packaging constraints, and system-level requirements.

Hands-On Technical Leadership and Debug

  • Serve as a hands-on technical authority during lab bring-up, characterization, and system debug. Resolve complex, cross-layer issues spanning SI/PI, optics, firmware, packaging, and system-level interactions across development and deployment phases.

Shape Industry Direction and Ecosystem Alignment

  • Represent AMD as a technical leader in industry standards bodies and consortia (e.g., OIF, IEEE, PCI-SIG). Influence next-generation specifications, drive ecosystem alignment, and ensure AMD’s interconnect roadmap leads and aligns with industry trends.

Mentor and Multiply Technical Impact

  • Mentor senior engineers, architects, and emerging technical leaders. Establish best practices, architectural frameworks, and design guidelines to elevate technical excellence across teams and business units.

Influence Business and Product Strategy

  • Act as a trusted technical advisor to senior leadership. Drive critical technical trade-offs, vendor and partner strategy, and product go/no-go decisions that materially impact product direction, risk, cost, and time-to-market.

PREFERRED QUALIFICATIONS:

  • Deep expertise in high-speed signal integrity and power integrity (SI/PI, PDN) for advanced data rates (112G, 224G, and beyond).
  • Strong experience across optical interconnect technologies, including:
    • Pluggable optics (QSFP, OSFP)
    • Co-Packaged Optics (CPO)
    • Co-Packaged Copper (CPC)
    • On-Board Optics (OBO)
  • Proven experience in optical packaging and system integration, including silicon photonics, laser coupling strategies, and thermal and power management at scale.
  • Hands-on experience with system bring-up, validation, and debug across ASICs, packages, boards, and optical subsystems.
  • Strong understanding of SerDes architecture, equalization, FEC, and system-level channel modeling.
  • Demonstrated ability to lead across organizational boundaries and influence vendors, partners, customers, and standards bodies.
  • Track record of sustained technical leadership and architectural impact across multiple product generations.
  • Recognized industry or academic thought leader; publications and patents a strong plus

ACADEMIC CREDENTIALS:

Master’s in Computer Science, Electrical Engineering, Photonics, or a related technical field, PhD preferred

Location:

Santa Clara, CA

This role is not eligible for visa sponsorship.

#LI-RF1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

The Technical Fellow for High-Speed Interconnect and Optics is a senior technical leader responsible for defining and advancing NTSG’s system-level interconnect architecture for next-generation AI, HPC, and data center platforms. This role drives innovation across electrical and optical interconnect technologies-spanning ASICs, advanced packaging, boards, optics, and full-system integration-while shaping industry direction and contributing to AMD’s long-term technology roadmap

THE PERSON:

Defining next-generation interconnect architecture in this Lead role and long-term strategy for next-generation electrical and optical interconnects, including pluggable optics, co-packaged optics (CPO), co-packaged copper (CPC), and onboard optics (OBO), enabling scalable AI scale-up and scale-out system architectures.

KEY RESPONSIBILITIES:

Drive System-Level SI/PI Excellence

  • Provide technical authority and leadership in high-speed signal integrity (SI) and power delivery network (PDN) design across ASICs, packages, boards, connectors, and optical interfaces. Ensure robust, end-to-end performance at 112G, 224G, and beyond under real-world system operating conditions.

Lead Optical System Integration and Packaging Innovation

  • Drive end-to-end optical system integration, including optics module architecture, silicon photonics, laser integration (internal and external), advanced packaging solutions, and thermal and power optimization for high-density systems.

Guide SerDes and ASIC Co-Optimization

  • Influence SerDes architecture, specifications, modeling assumptions, and tuning strategies to ensure alignment between ASIC design and real-world channel behavior, optical characteristics, packaging constraints, and system-level requirements.

Hands-On Technical Leadership and Debug

  • Serve as a hands-on technical authority during lab bring-up, characterization, and system debug. Resolve complex, cross-layer issues spanning SI/PI, optics, firmware, packaging, and system-level interactions across development and deployment phases.

Shape Industry Direction and Ecosystem Alignment

  • Represent AMD as a technical leader in industry standards bodies and consortia (e.g., OIF, IEEE, PCI-SIG). Influence next-generation specifications, drive ecosystem alignment, and ensure AMD’s interconnect roadmap leads and aligns with industry trends.

Mentor and Multiply Technical Impact

  • Mentor senior engineers, architects, and emerging technical leaders. Establish best practices, architectural frameworks, and design guidelines to elevate technical excellence across teams and business units.

Influence Business and Product Strategy

  • Act as a trusted technical advisor to senior leadership. Drive critical technical trade-offs, vendor and partner strategy, and product go/no-go decisions that materially impact product direction, risk, cost, and time-to-market.

PREFERRED QUALIFICATIONS:

  • Deep expertise in high-speed signal integrity and power integrity (SI/PI, PDN) for advanced data rates (112G, 224G, and beyond).
  • Strong experience across optical interconnect technologies, including:
    • Pluggable optics (QSFP, OSFP)
    • Co-Packaged Optics (CPO)
    • Co-Packaged Copper (CPC)
    • On-Board Optics (OBO)
  • Proven experience in optical packaging and system integration, including silicon photonics, laser coupling strategies, and thermal and power management at scale.
  • Hands-on experience with system bring-up, validation, and debug across ASICs, packages, boards, and optical subsystems.
  • Strong understanding of SerDes architecture, equalization, FEC, and system-level channel modeling.
  • Demonstrated ability to lead across organizational boundaries and influence vendors, partners, customers, and standards bodies.
  • Track record of sustained technical leadership and architectural impact across multiple product generations.
  • Recognized industry or academic thought leader; publications and patents a strong plus

ACADEMIC CREDENTIALS:

Master’s in Computer Science, Electrical Engineering, Photonics, or a related technical field, PhD preferred

Location:

Santa Clara, CA

This role is not eligible for visa sponsorship.

#LI-RF1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,914,722 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Science & Research
Similar stack
Same company
Santa Clara
$66k – $172k per year • Remote (United States) • Full-Time • 3+ years exp • Bachelor's Degree • Indianapolis
MedTech
CAPA
Apply
Oven Operator Lead 1 hour ago
≈ $69k – $183k per year (Estimated) • In office • 2+ years exp • High School Diploma • Wichita
Apply
≈ $68k – $180k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Memphis
Apply
$65k – $169k per year • In office • Full-Time • 3+ years exp • Master's Degree • Indianapolis
SQL
Life Sciences
LIMS
Apply
$164k – $282k per year • In office • Full-Time • 15+ years exp • PhD • South San Francisco • Indianapolis
Apply
售后质量工程师 3 hours ago
In office • Tianjin
DevOps
HPC
Apply
In office • 5+ years exp • Bachelor's Degree • Tokyo
AI/ML
Hadoop
DevOps
Ubuntu
HPC
Linux
Apply
≈ $18k – $51k per year (Estimated) • In office • 12+ years exp • Bachelor's Degree • Bengaluru
Python
AI/ML
LangChain
Function Calling
AI Agents
DeepEval
LangSmith
Promptfoo
Ragas
LLM
RAG
Hallucination
Synthetic Data
InfiniBand
Human-in-the-Loop
Red Teaming
LLM Guardrails
Agentic Workflows
Multi-Agent Systems
DevOps
Ansible
SLURM
CI/CD
Kubernetes
HPC
Linux
Cybersecurity
Shift-Left Security
Apply
In office • 15+ years exp • Bachelor's Degree • Bengaluru
AI/ML
AI Agents
LLM
RAG
InfiniBand
Machine Learning
DevOps
Rest API
gRPC
Ansible
SLURM
CI/CD
Kubernetes
Platform Engineering
HPC
Linux
Management
Agile
Apply
≈ $47k – $105k per year (Estimated) • In office • 12+ years exp • Japan
DevOps
HPC
Apply
≈ $91k – $241k per year (Estimated) • In office • Bachelor's Degree • Austin
Python
C++
Apply
≈ $98k – $261k per year (Estimated) • In office • Master's Degree • United States
C++
AI/ML
ROCm
DevOps
HPC
Apply
≈ $103k – $273k per year (Estimated) • In office • Master's Degree • Bellevue
AI/ML
vLLM
Quantization
JAX
Multimodal AI
Computer Vision
SGLang
Transformers
PyTorch
Mixture of Experts
ROCm
Speculative Decoding
KV Cache
Apply
≈ $88k – $234k per year (Estimated) • In office • Austin
Apply
≈ $98k – $261k per year (Estimated) • In office • 15+ years exp • Santa Clara
Apply
In office • Internship • Bachelor's Degree • Santa Clara
Python
Perl
AI/ML
Copilot
ChatGPT
Apply
≈ $131k – $264k per year (Estimated) • Equity • Hybrid • 10+ years exp • Master's Degree • Santa Clara • Irvine
Python
AI/ML
Copilot
ChatGPT
Chips/EDA
Cadence Virtuoso
Siemens Calibre
Cadence Voltus
TCAD
Apply
$168k – $259k per year • In office • Full-Time • 8+ years exp • Bachelor's Degree • Santa Clara • Seattle
DevOps
Terraform
Kubernetes
Management
Smartsheet
Jira
Apply
$152k – $242k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • Santa Clara • Redmond • Seattle
Python
Go
C++
C++
TensorFlow C++
AI/ML
JAX
TensorFlow
PyTorch
Ray
Machine Learning
DevOps
GCP
SLURM
Azure
AWS
Docker
Kubernetes
HPC
Apply
$144k – $230k per year • In office • Full-Time • 12+ years exp • Bachelor's Degree • Santa Clara
Apply
See all jobs
This is one of many
1,914,722 more open roles from verified company boards, updated every day.