Location
In office
Seniority
Principal · 10+ years exp
Confirmed on the employer's own hiring board on Sep 26, 2026. First seen by Alion on Sep 25, 2026.
Overview
Company
Impact
Profile match
ams OSRAM is an Austrian semiconductor company headquartered in Premstaetten near Graz. It designs optical sensors, emitters and lighting components used in smartphones, cars and medical devices. The group was formed when ams acquired the German lighting company OSRAM and is listed on the SIX Swiss Exchange.
- Technical leader responsible for architecture and RTL development of high-speed digital subsystems for communication ICs and mixed-signal SoC products
- Define digital subsystem architectures
- Lead RTL development and integration
- Drive design reviews and quality standards
- Support verification and implementation teams
- Mentor design engineers
Who we are looking for
- MSc or PhD in Electrical Engineering
- 10+ years digital IC design experience
- RTL design (Verilog/SystemVerilog)
- High-speed digital IC design experience for communication or mixed-signal SoC products is required; knowledge of high-speed interfaces such as UCIe, PCIe or similar protocols is an advantage
- Interface protocols and clock-domain crossing
- Synthesis and timing analysis
- Advanced CMOS node experience, including FinFET and/or FD-SOI, is required
Please contact Hana Krsul for further information via [email protected] or +43 664 9665611.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
801,878 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
In your city
Apply
SW PCIe/CXL Firmware 개발
17 min ago
≈ $56k – $144k per year (Estimated) • In office • Full-Time • PhD • Seongnam
C++
Apply
≈ $56k – $144k per year (Estimated) • In office • Full-Time • Seongnam
C++
Apply
SoC 설계 엔지니어 (SoC Design Engineer)
17 min ago
≈ $54k – $139k per year (Estimated) • In office • Full-Time • Seongnam
Chips/EDA
Synopsys Design Compiler
Apply
≈ $54k – $139k per year (Estimated) • In office • Full-Time • Seongnam
Apply
Senior Staff Digital Design Engineer
1 day ago
In office • 5+ years exp
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Cadence Xcelium
Synopsys SpyGlass
UVM
Cadence JasperGold
Formal Verification
OneSpin
Management
Agile
Apply
In office • 10+ years exp • Bachelor's Degree
Python
Verilog
SystemVerilog
Chips/EDA
UVM
Apply
In office
Verilog
C++
SystemVerilog
AI/ML
Flash Attention
vLLM
CUDA Toolkit
Quantization
TensorRT
LLM
Mixture of Experts
CUDA
Triton
Apply
Founding Principal Hardware Engineer
1 day ago
$200k – $225k per year • Equity 0.5–1% • In office • Full-Time • 3+ years exp • Redwood City
Rust
Verilog
C++
SystemVerilog
VHDL
C++
Protobuf
DevOps
AWS
Apply
In office • 10+ years exp • Master's Degree
SystemVerilog
Chips/EDA
UVM
Apply
In office • 5+ years exp • Master's Degree
Apply
Senior Staff Digital Design Engineer
1 day ago
In office • 5+ years exp
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Cadence Xcelium
Synopsys SpyGlass
UVM
Cadence JasperGold
Formal Verification
OneSpin
Management
Agile
Apply
In office • Master's Degree
Apply
In office • 10+ years exp • Bachelor's Degree
Apply
In office • 10+ years exp • Master's Degree
SystemVerilog
Chips/EDA
UVM
Apply
This is one of many
801,878 more open roles from verified company boards, updated every day.

