Principal HF Verification Engineer (d/m/f)

ams OSRAM • Sensors & Transducers • LED Lighting & Luminaires • Master's Degree • SystemVerilog • 30 days ago
Smart Apply
Similar jobs
1,969,309open jobs
116,569companies
255,098added this week
Browse all
Salary
≈ $63k – $143k per year (Estimated)
Location
In office (Pavia)
Seniority
Principal · 10+ years exp

Confirmed on the employer's own hiring board on Oct 25, 2026. First seen by Alion on Sep 25, 2026.

Overview
Company
Impact
Profile match

ams OSRAM

ams OSRAM is an Austrian semiconductor company headquartered in Premstaetten near Graz. It designs optical sensors, emitters and lighting components used in smartphones, cars and medical devices. The group was formed when ams acquired the German lighting company OSRAM and is listed on the SIX Swiss Exchange.
ams-osram.com • HQ: Premstätten, Austria • LED Lighting & Luminaires • Sensors & Transducers • Optics & Photonic Components • 1001-5000 employees • Est. 1981
Tech stack of ams OSRAM
  • Verification leader responsible for defining verification strategies for broadband optical communication ICs, including high-frequency mixed-signal interfaces and high-speed digital datapaths
  • Define verification methodologies and plans
  • Lead block and chip-level verification
  • Drive coverage closure and quality metrics
  • Coordinate cross-functional debug activities
  • Mentor verification engineers

Who we are looking for

  • MSc or PhD in Electrical Engineering
  • 10+ years verification experience
  • SystemVerilog and UVM
  • Broadband optical communication IC verification, including mixed-signal interfaces, high-speed datapaths and system-level use cases
  • Coverage-driven verification
  • Automated regression environments
  • Advanced CMOS node experience, including FinFET and/or FD-SOI, is required

Please contact Stefanie Kleierl for further information via [email protected] or +49 (941) 8501391.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,969,309 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Pavia
In office • Full-Time • Solna
VHDL
Apply
≈ $74k – $146k per year (Estimated) • In office • Part-Time • Ottawa
Verilog
VHDL
Chips/EDA
Synopsys HSPICE
Synopsys VCS
Apply
≈ $73k – $145k per year (Estimated) • In office • Part-Time • Ottawa
MATLAB
Apply
≈ $71k – $141k per year (Estimated) • In office • Part-Time • Ottawa
VHDL
MATLAB
Apply
≈ $70k – $138k per year (Estimated) • In office • Part-Time • Ottawa
Python
VHDL
MATLAB
AI/ML
OpenCV
DevOps
Ubuntu
Linux
Apply
≈ $98k – $177k per year (Estimated) • In office • Full-Time • 3+ years exp • Toronto
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
≈ $26k – $60k per year (Estimated) • In office • 5+ years exp • Bengaluru
Python
SystemVerilog
Perl
DevOps
Linux
Chips/EDA
Synopsys VCS
Cadence Xcelium
Siemens QuestaSim
UVM
Synopsys Verdi
Apply
$86k – $170k per year • In office • Full-Time • Bachelor's Degree • Austin • Santa Clara
Python
Verilog
C++
SystemVerilog
Assembly
DevOps
Git
Linux
Chips/EDA
UVM
Formal Verification
Apply
$125k – $145k per year • Remote (United States) • 6+ years exp • Bachelor's Degree
Python
C++
SystemVerilog
DevOps
HPC
Chips/EDA
UVM
Apply
≈ $20k – $48k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Bengaluru
Verilog
SystemVerilog
Apply
≈ $25k – $51k per year (Estimated) • In office • 5+ years exp • Master's Degree • Kulim
Apply
≈ $128k – $233k per year (Estimated) • In office • 5+ years exp • Plano
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Cadence Xcelium
Synopsys SpyGlass
UVM
Cadence JasperGold
Formal Verification
OneSpin
Apply
≈ $43k – $101k per year (Estimated) • In office • Master's Degree • Eindhoven
Apply
≈ $63k – $143k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Pavia
Apply
≈ $63k – $143k per year (Estimated) • In office • 10+ years exp • Master's Degree • Pavia
Verilog
SystemVerilog
Apply
≈ $70k – $144k per year (Estimated) • In office • 3+ years exp • Bachelor's Degree • Pavia
C++
AI/ML
Copilot
ChatGPT
DevOps
Linux
Apply
≈ $63k – $143k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Pavia
Apply
≈ $63k – $143k per year (Estimated) • In office • 10+ years exp • Master's Degree • Pavia
Verilog
SystemVerilog
Apply
≈ $31k – $54k per year (Estimated) • In office • Pavia
Apply
$28k – $31k per year • In office • Pavia
Apply
See all jobs
This is one of many
1,969,309 more open roles from verified company boards, updated every day.
Browse all jobs Get matched roles