1,981,501open jobs
116,781companies
253,459added this week
Browse all
Salary
≈ $20k – $48k per year (Estimated)
Location
In office (Bengaluru)
Seniority
Junior · 1+ year exp
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 24, 2026. First seen by Alion on Oct 24, 2026. NVIDIA scores B on the Alion truth index.

Overview
Company
Impact
Profile match
NVIDIA is an American technology company founded in 1993 that invented the graphics processing unit and has become the dominant supplier of accelerated computing platforms for artificial intelligence. Its portfolio spans data centre GPUs and systems built on the Hopper and Blackwell architectures, GeForce consumer graphics, automotive and robotics platforms, high-speed networking acquired with Mellanox, and the CUDA software stack that binds the ecosystem together. Headquartered in Santa Clara, California, the company sells to cloud providers, enterprises, research institutions and gamers worldwide and is one of the most valuable listed businesses on the Nasdaq.

We are seeking a Mixed-Signal Engineer to work on analog-digital co-simulation and digital RTL design for a power controller. The digital RTL implements the full control loop, including protections, fault handling, and calibration. This is a unique role with complete system-level exposure and the opportunity to influence both analog and digital design. The engineer should be flexible as priorities shift between co-simulation, RTL development, and debugging.

NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work , to amplify human creativity and intelligence. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world!

What you'll be doing:

  • Build and run co-simulations that connect digital RTL with analog circuits or SPICE and Verilog-A models.
  • Enhance and maintain the RTL for the power controller’s full digital control loop.
  • Verify startup, steady-state, transient, calibration, and fault behavior at the system level in either a purely digital or a co-simulation environment.
  • Debug issues across the analog-digital boundary with analog and digital designers.
  • Develop RTL behavioral models for mixed-signal blocks.
  • Design and implement control, protection, fault-handling, and calibration features.

What we need to see:

  • B.S. or MS degree in Electrical Engineering (or equivalent experience)
  • 1-3 years of work on analog-digital co-simulation and digital RTL design for a power controller.
  • Experience designing and debugging synthesizable Verilog or SystemVerilog RTL.
  • Flexibility to work across co-simulation and RTL design as project priorities change.
  • A strong inclination to learn how the analog circuitry behaves. Analog expertise is not required; the team will provide support to help you ramp up.
  • Strong teamwork and outstanding interpersonal skills.

Ways to stand out from the crowd:

  • Experience with digital control logic in power management or a related system.
  • Strong knowledge of, or experience working with, mixed-signal and custom-designed IP solutions.
  • Understanding of firmware and embedded controllers.
  • Prior exposure to analog design and mixed-signal simulation.

Together, let’s push the boundaries of innovation and make a lasting impact on the world. Make the choice, join our diverse team today!

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,981,501 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
Bengaluru
≈ $16k – $36k per year (Estimated) • In office • Full-Time • 3+ years exp • Bengaluru
C
C
Embedded C
DevOps
CI/CD
Jenkins
Git
Gerrit
Apply
≈ $12k – $31k per year (Estimated) • Hybrid • Full-Time • Bachelor's Degree • Bengaluru
Java
C++
Java
Gradle
Mobile
Android SDK
MVVM
Exoplayer
MVC
MVP
DevOps
Rest API
Git
Bitbucket
Gerrit
IoT
MQTT
Management
Jira
Agile
UML
Apply
Advanced Embedded Engr 10 hours ago
≈ $18k – $40k per year (Estimated) • In office • 4+ years exp • Bachelor's Degree • Bengaluru
Python
MATLAB
MATLAB
Simulink
Management
Agile
SpaceTech
DO-178C
MedTech
Verification & Validation
Apply
≈ $15k – $34k per year (Estimated) • In office • 4+ years exp • Mumbai
C++
DevOps
RTOS
Git
Apply
Firmware Engineer 10 hours ago
≈ $13k – $31k per year (Estimated) • In office • 2+ years exp • Hyderabad
C
C++
C
Embedded C
DevOps
RTOS
Wi-Fi
Robotics
Sensor Fusion
Apply
$133k – $215k per year • Equity • In office • 5+ years exp • PhD • Santa Cruz
Python
Verilog
C++
SystemVerilog
VHDL
MATLAB
MATLAB
Simulink
DevOps
Linux
Chips/EDA
Xilinx Vivado
Formal Verification
SpaceTech
DO-254
Apply
Lead RTL Engineer 2 days ago
≈ $28k – $64k per year (Estimated) • In office • 8+ years exp • Bengaluru
Verilog
SystemVerilog
Chips/EDA
Synopsys Design Compiler
Synopsys PrimeTime
Xilinx Vivado
Formal Verification
Apply
≈ $19k – $52k per year (Estimated) • Hybrid • Full-Time • Moscow
Python
Verilog
SystemVerilog
DevOps
Jenkins
Git
GitLab
Linux
Chips/EDA
Cadence vManager
Management
Confluence
Jira
Apply
≈ $20k – $53k per year (Estimated) • In office • Full-Time • Bachelor's Degree • Moscow
Verilog
C++
VHDL
Apply
≈ $41k – $77k per year (Estimated) • In office • 14+ years exp • Bengaluru
SystemVerilog
VHDL
DevOps
Linux
Chips/EDA
UVM
Xilinx Vivado
Cadence Sigrity
PetaLinux
HyperLynx
SpaceTech
ECSS
Apply
≈ $36k – $75k per year (Estimated) • In office • Full-Time • 12+ years exp • Bachelor's Degree • Bengaluru
Apply
≈ $23k – $59k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Bengaluru
Apply
≈ $98k – $177k per year (Estimated) • In office • Full-Time • 3+ years exp • Toronto
Python
SystemVerilog
Perl
Chips/EDA
UVM
Apply
Firmware Engineer 3 days ago
≈ $96k – $222k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Tel Aviv • Yokneam
Apply
≈ $117k – $270k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Yokneam
Apply
AI Engineer - III 12 hours ago
≈ $20k – $52k per year (Estimated) • In office • 3+ years exp • Bengaluru
Python
AI/ML
Fine-tuning
Prompt Engineering
AI Agents
LLM
RAG
DevOps
GCP
Azure
AWS
Cybersecurity
HIPAA
Analytics
A/B Testing
Apply
Backend Engineer 12 hours ago
In office • 3+ years exp • Bengaluru
Python
Go
JavaScript
Java
SQL
Node JS
DevOps
Terraform
GCP
Azure
AWS
Docker
Kubernetes
Linux
Apply
≈ $26k – $69k per year (Estimated) • In office • 2+ years exp • Bengaluru
AI/ML
Machine Learning
Apply
≈ $22k – $58k per year (Estimated) • Hybrid • 7+ years exp • Bengaluru
Go
JavaScript
TypeScript
Node JS
Frontend
React.js
Mobile
React Native
Capacitor
Apply
ML Engineer 12 hours ago
≈ $50k – $120k per year (Estimated) • In office • 14+ years exp • Bengaluru
Python
Java
C++
AI/ML
Machine Learning
Apply
See all jobs
This is one of many
1,981,501 more open roles from verified company boards, updated every day.