GPU Physical Design Engineer, STA/Timing
Confirmed on the employer's own hiring board on Nov 12, 2026. First seen by Alion on Jul 17, 2026. Apple scores A on the Alion truth index.
Do you love creating elegant solutions to sophisticated challenges? As part of our Silicon Engineering group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processors! You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. In this job, you will be responsible for timing closure of highly complex GPU designs that go in every Apple product and will have amazing opportunities to set new standards for the next generation GPU designs. You will gain exposure to different aspects of product development, from concept to post silicon validation! You will collaborate with a variety of fields including Architecture, RTL, Synthesis, Clocking, DFT, Physical design and Post silicon engineering to ensure the best design practices are followed for a smooth timing convergence.
Description
In this role you will:
- Lead different STA activities at the same time by working with functional collaborators.
- Identify dependencies and roadblocks for different STA items very early on and ensure a smooth execution of timing closure.
- Participate in analysis leading to the definition of next generation products.
- Interact with RTL, architecture teams to understand physical design constraints related to timing and be the central point of contact to provide these to backend design flows.
- Work with Synthesis and Physical Design teams to implement the best design optimized for power, performance and timing.
- Setting up all DFT modes and making sure all test features are properly timed.
- Assemble the top level design for STA ensuring accurate analysis by reviewing all the logs and reports.
- Create and maintain scripts and automation to ensure high quality STA reports and work with other teams for timing closure.
- Run ECO flows on the design and responsible for close timing.
- Drive and support tapeout activities by running a full suite of signoff checks to ensure a high quality silicon for manufacture.
- Work with CAD and Vendors to constantly improve the flow and bring in groundbreaking features to the analysis flows.
- Work with post silicon teams and product engineering for silicon debug activities.
Minimum Qualifications
Bachelors degree in Computer Science or Computer Engineering + 10 years relevant experience.
Experience in STA and leading timing closure efforts.
Experience with STA concepts such as cross-talk, OCV, noise, etc.
Experience with scripting languages like TCL, Python, Perl, shell scripting etc.
Experience working with EDA tools and exposure to their APIs.
Preferred Qualifications
Masters degree preferred.
A good track record for driving timing closure experience.
Able to constraint the design for different modes of timing closure by working with IP, RTL, DFT teams.
Able to independently work with other functional teams and make the right decisions to help timing closure.
Experience working with post silicon debug and timing correlation.
Able to contribute for improving PPA of the product.
Experience in setting up freq. targets for future generations, experience working with new process technology enablement.