1,435,294open jobs
83,862companies
217,923added this week
Browse all
Salary
≈ $71k – $200k per year (Estimated)
Location
In office (Linz)

Confirmed on the employer's own hiring board on Oct 10, 2026. First seen by Alion on Jul 30, 2026.

Overview
Company
Impact
Profile match
Apple is an American multinational technology company founded in 1976 by Steve Jobs, Steve Wozniak and Ronald Wayne, and headquartered in Cupertino, California. It designs and sells consumer hardware including the iPhone, Mac, iPad, Apple Watch, AirPods and Vision Pro, together with the operating systems and silicon that run them. A growing services division built around the App Store, iCloud, Apple Music, Apple TV+ and Apple Pay now contributes a large share of profit, making Apple one of the most valuable companies in the world.

Would you like to be part of Apple’s fast-growing RF wireless design team in Munich? We are responsible for all aspects of wireless silicon development with a particular emphasis on highly integrated, power efficient designs and advanced semiconductor technologies that enable an outstanding user experience. IC design engineers work on circuit and system solutions for sophisticated wireless chips.

This is a highly visible role in a fast growing silicon design group where you'll have the opportunity to make a critical impact on getting innovative consumer products to a global customer base quickly!

Description

As a RF Design Engineer at Apple, you will use your vast background in circuit design and provide PLL design solutions for wireless chips. You will collaborate with platform architects, system group, and digital design group to define the requirements for a PLL lineup based on the product requirements. You will also work with the Apple technology team and silicon foundries on process evaluation/selection for the target device. Design tasks include various analog biasing blocks, oscillators, frequency dividers and local oscillator chains. You will work with system engineering, layout, and chip integration teams to integrate the IP’s and verify the top-level functionality and performance. You also will work with RF test engineers to bring up, characterize and optimize new silicon.

Minimum Qualifications

Profound experience in RF circuit design techniques.

Experience with Cadence design tools.

EM modelling and simulation skills.

MSEE /PhD or equivalent is required.

Proficiency in English is required.

Preferred Qualifications

A proven track record in RF, and analog integrated circuit design, with experience in wireless PLL circuit architectures in CMOS technologies.

Deep understanding in PLL system specifications and the ability to work with system architects to translate system requirements into circuit requirements at IC block level.

Knowledge in fundamental RF theories and concepts, such as innovative PLL concepts and their trade-offs in key performance parameters (KPI’s), area and power efficiency.

The ability to optimize the overall PLL system including EVM, blocker requirements and crosstalk mitigations.

Deep technical knowledge in analysis, design, and implementation of RF wireless low-noise, broadband and power efficient PLLs, as well as frequency converting blocks.

Extensive experience in simulation of RF analog key building blocks, such as oscillators, frequency dividers, phase detectors and local oscillator signal distribution chains

Solid experience in optimization of RF circuit design impairments by means of highly sophisticated methods of trimming and calibration

Experience in RF cross talk analysis, understanding the critical RF cross talk building laws and the according aggressor and victim analysis, translation of RF system KPI's into IC block level isolation requirements

Understanding of RF device modelling, insights into packaging effects, integrated coils, supply isolations, high frequency ESD structures, and circuit layout for optimum performance.

Hands-on experience in high frequency silicon characterization and debugging on chip as well as on system level.

The minimum salary pursuant to the applicable collective bargaining agreement amounts to €62,610 gross per year for full-time employment. Actual salaries are oriented at current market salaries and take your qualifications and experience into account.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,435,294 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Hardware
Similar stack
Same company
Linz
$40k per year • Hybrid • Graz
C++
DevOps
Unix
Management
ITIL
Apply
$52k per year • In office • Full-Time • Graz
C++
DevOps
Linux
IoT
MQTT
OPC UA
Apply
$69k per year • Hybrid • Master's Degree • Vienna
MATLAB
MATLAB
Simulink
Chips/EDA
LTspice
Apply
≈ $88k – $179k per year (Estimated) • In office • Full-Time • 7+ years exp • Vienna
C++
DevOps
RTOS
Linux
Cybersecurity
PKI
IoT
FreeRTOS
Apply
≈ $48k – $135k per year (Estimated) • In office • Full-Time • Master's Degree • Vienna
Chips/EDA
Altium Designer
Ansys SIwave
Apply
≈ $32k – $61k per year (Estimated) • In office • Part-Time • Linz
Apply
≈ $32k – $61k per year (Estimated) • In office • Full-Time • Master's Degree • Linz
Apply
≈ $26k – $60k per year (Estimated) • In office • Internship • Linz
Management
WhatsApp
Apply
≈ $26k – $55k per year (Estimated) • In office • Linz
Management
WhatsApp
Apply
$49k per year • In office • Internship • Linz
Apply
See all jobs
This is one of many
1,435,294 more open roles from verified company boards, updated every day.