2,015,376open jobs
119,324companies
247,381added this week
Browse all
Salary
≈ $162k – $366k per year (Estimated)
Location
In office (San Diego)
Visa
H-1B filings in 12 months: 6,350 · for this role: 1,366 · green card filings: 37

Confirmed on the employer's own hiring board on Oct 28, 2026. First seen by Alion on Oct 26, 2026. Apple scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Apple is an American multinational technology company founded in 1976 by Steve Jobs, Steve Wozniak and Ronald Wayne, and headquartered in Cupertino, California. It designs and sells consumer hardware including the iPhone, Mac, iPad, Apple Watch, AirPods and Vision Pro, together with the operating systems and silicon that run them. A growing services division built around the App Store, iCloud, Apple Music, Apple TV+ and Apple Pay now contributes a large share of profit, making Apple one of the most valuable companies in the world.

We are seeking talented Analog Mixed-Signal designers to join our high-speed SerDes team! Our team specializes in building next generation high-performance wireline transceivers delivering intellectual-property (IP) for Apple’s world-leading system-on-chip (SOC).

In this role, you will actively work with cross-functional Analog Mixed-Signal design teams to create and execute on state-of-the-art IPs key to Apple’s products. You will be challenged to make the best-in-class designs to surprise and delight Apple customers. With redefining the user experience in focus, you will get an opportunity to work on designs which makes the best systems. This enables you to learn end-to-end system while exceeding the highest expectations of quality, innovation and efficiency.

If you have strong fundamentals and a track record of tackling technical challenges, you are passionate about learning new skills and improving the value of your work, and you like to be tuned to the bigger-picture while diving deeply into the details to innovate and tackle problems- we invite you to join and grow with our team!

Description

You will work on the development of high-performance and high-speed AMS circuits used in SerDes PHY, including evaluation of different circuit topologies for specific product requirements (e.g., Rx, CDR, Tx, bias generator, high-speed clock generation and low-jitter distribution, high-speed analog signal chain, mixed-signal calibration and algorithms) with best in class power, performance, and area (PPA).

You will work with cross-functional teams (e.g., architecture, SIPI, packaging, board design, DFT, ESD) to create block-level specifications and execute on transistor-level implementation and behavioral modeling. You will drive mask design to implement layout view of designs. You will closely work with SOC teams to deliver IP views and make sure they meet the quality standards. While developing these complex IPs, on regular basis you will interact with your peers/management to communicate progress and discuss new ideas making it a lively and interactive work environment.

Minimum Qualifications

Minimum requirement of a bachelors degree.

Preferred Qualifications

Deep understanding of analog mixed-signal design with experience in high-speed serial links.

Understanding and experience of designing analog mixed signal circuit blocks including Bandgap, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, Oscillators, Filters

Understanding of analog mixed-signal concepts like mismatch mitigation, linearity, stability, low-power and low-noise techniques

Good grasp and understanding of digitally assisted analog design concepts (e.g. background calibrations, LMS based adaptive loops)

Experience with high-speed digital circuits (e.g., serializer, deserializer, counters, dividers, etc.) with solid understanding of digital design concepts

Knowledge of Tx/Rx equalization techniques and circuits (e.g. CTLE, DFE, de-emphasis) for 64+ Gbps NRZ and PAM applications

Knowledge of CDR architectures and implementations

Knowledge of lab equipment and testing

Experience in Analog Mixed Signal circuit modeling and performance evaluation (e.g. SystemVerilog, Matlab, Python, VerilogAMS)

Hands-on experience in advanced CMOS technologies, design with FinFet technology

Hands-on experience with AMS IC development from definition to high-volume production including layout supervision, bench evaluation, correlation, and characterization

Concepts of timing closure and related industry tools (e.g., Nanotime, Primetime)

Experience in lab testing of high-speed serial I/O, debug and data analysis techniques

Knowledge of common high-speed SerDes protocols (e.g., PCIe, USB, DP, MPHY)

Skills in scripting and automation to enhance efficiency are highly desirable

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,015,376 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Diego
≈ $239k – $440k per year (Estimated) · In office · 10+ years exp · Waltham
Python
Verilog
C++
SystemVerilog
Perl
DevOps
Wi-Fi
Chips/EDA
UVM
Cadence JasperGold
Apply
≈ $162k – $311k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · Sunnyvale
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $159k – $307k per year (Estimated) · In office · 3+ years exp · Bachelor's Degree · San Diego
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $246k – $453k per year (Estimated) · In office · 10+ years exp · Sunnyvale
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
≈ $242k – $447k per year (Estimated) · In office · 10+ years exp · San Diego
Python
Verilog
SystemVerilog
Perl
Chips/EDA
UVM
Cadence Palladium
IoT
Zigbee
Apply
$40k – $47k per year · Hybrid · Internship · Bachelor's Degree · Cambridge
Python
SystemVerilog
Chips/EDA
UVM
Apply
Data Analyst 1 day ago
In office · Part-Time · Cape Town
Python
SQL
Analytics
Tableau
Power BI
Apply
Analyst Programmer 1 day ago
≈ $47k – $108k per year (Estimated) · In office · Full-Time · 3+ years exp · Bachelor's Degree · Uxbridge
Python
JavaScript
TypeScript
SQL
C#
Databases
MySQL
PostgreSQL
Frontend
Angular
React.js
DevOps
Rest API
Git
Management
Agile
Scrum
Apply
≈ $44k – $82k per year (Estimated) · In office · Full-Time · 2+ years exp · Bachelor's Degree · Toronto
Python
SQL
Databases
Snowflake
Microsoft Fabric
DevOps
Azure
Analytics
Power BI
Azure Data Factory
Management
Power Automate
Power Apps
SharePoint
Apply
≈ $43k – $80k per year (Estimated) · In office · Full-Time · 1+ year exp · Master's Degree · Dorval
Python
SQL
Analytics
Tableau
Power BI
Apply
≈ $162k – $311k per year (Estimated) · In office · 3+ years exp · Master's Degree · San Jose
Python
C++
AI/ML
Reinforcement Learning
Diffusion Models
AI Agents
LLM
Multi-Agent Systems
Machine Learning
Apply
≈ $232k – $428k per year (Estimated) · In office · 20+ years exp · Austin
C++
AI/ML
Machine Learning
Apply
≈ $246k – $453k per year (Estimated) · In office · 20+ years exp · Cupertino
C++
AI/ML
Machine Learning
Apply
≈ $159k – $361k per year (Estimated) · In office · Bachelor's Degree · Waltham
Verilog
MATLAB
Apply
≈ $145k – $329k per year (Estimated) · In office · Bachelor's Degree · Beaverton
Verilog
MATLAB
Apply
≈ $131k – $239k per year (Estimated) · In office · San Diego
Management
UML
SpaceTech
SysML
MBSE
MedTech
Verification & Validation
Apply
$67k – $111k per year · In office · Secret · Full-Time · 6+ years exp · High School Diploma · San Diego
Apply
≈ $110k – $221k per year (Estimated) · In office · San Diego
Energy
ASME NQA-1
Apply
In office · San Diego
SpaceTech
SysML
Cameo Systems Modeler
MBSE
MedTech
Verification & Validation
Apply
≈ $131k – $262k per year (Estimated) · In office · San Diego
Apply
See all jobs
This is one of many
2,015,376 more open roles from verified company boards, updated every day.