1,909,023open jobs
111,705companies
251,804added this week
Browse all
Salary
$185k – $240k per year
Location
In office (San Jose)
Seniority
Architect · 10+ years exp
Visa
H-1B filings in 12 months: 77 · green card filings: 7

Confirmed on the employer's own hiring board on Oct 22, 2026. First seen by Alion on Jul 31, 2026. Astera Labs scores A on the Alion truth index.

Overview
Company
Impact
Profile match
Astera Labs is a fabless semiconductor company specializing in advanced connectivity solutions for artificial intelligence and cloud infrastructure. Headquartered in San Jose, California, the firm designs integrated circuits, modules, and software that eliminate data bottlenecks between processors, memory, and network devices. Through its intelligent connectivity platform, it enables hyperscalers and data center operators to build scalable, high-performance computing systems.

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Location: San Jose, CA (On-site). 

About the Role  

Astera Labs is seeking a Principal Photonics Package Architect to define and drive package architecture for next-generation photonics products for scale up and scale out AI infrastructure applications. This is a high-impact senior individual contributor role focused on aligning electrical, thermal, and mechanical design requirements across functions, enabling robust package implementation, and guiding package technology decisions for NPO and CPO products. 

Responsibilities  

  • Definephotonicspackage architecture, defineelectricaland opticalinterface specifications, and establishsignal integrityand power integrityrequirements. 
  • Establish and manage Thermal Design Power (TDP) budgets and thermal performance targets. 
  • Drive cross-functional alignment with EIC, PIC, and hardware teams on co-design constraintsand drive system optical link budget. 
  • Partner with validation, test, and reliability teams to define DFT and DFR requirements and acceptance criteria. 
  • Finalize bump map and ball map, andmanage ECOs and revision control of package design databases. 
  • Lead package-level design reviews and own the package design technical roadmap. 

Basic Qualifications  

  • B.S., M.S., or Ph.D. in Electrical Engineering, Mechanical Engineering, Materials Science, Physics, or a related field. 
  • 10+ years of experience in semiconductor or photonicspackage development, package design, or package integration, with demonstratedtechnical leadership. 
  • Strong understanding of package architecture tradeoffs across electrical, optical, thermal, mechanical, and manufacturability considerations. 
  • Experience working across chip, board, and system-level design electrical and optical interfaces in complex product development environments. 
  • Experience with package EDA tools and electrical simulation tools, including Cadence APD+ and Ansys HFSS. 
  • Experience with advanced packaging design, including 2.5D and 3D package architectures. 
  • Familiarity with package design flows, design database management, and engineering change control practices. 
  • Ability to drive technical decisions, resolve cross-functional issues, and communicate architecture direction clearly to stakeholders. 
  • Strong foundationin design reviews, risk assessment, and design quality from concept through production release. 

Preferred Qualifications  

  • Experience with industry-standard opticalinterfaces and interconnect technologies relevant to package design. 
  • Experience with advancedphotonicspackaging technologies for data center interconnects. 
  • Experience supporting package bring-up and correlating design assumptions with validation results. 
  • Experience supporting cross-functional design closure with silicon, photonics, board, validation, test, and reliability teams. 
  • Knowledge of package design for NPO or CPO products. 

Salary range is $185,000 to $240,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,909,023 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Semiconductors
Similar stack
Same company
San Jose
In office • Full-Time • 12+ years exp • Bachelor's Degree • San Jose
DevOps
HPC
SpaceTech
Abaqus
ANSYS
Apply
Analog Layout Lead 1 month ago
In office • Full-Time • 8+ years exp • Bachelor's Degree • San Jose
Chips/EDA
Cadence Virtuoso
Apply
Hybrid • Nationals only • Full-Time • Bachelor's Degree • Tampa
Apply
$143k – $275k per year • In office • 10+ years exp • Bachelor's Degree • Mountain View • Washington • Austin • Hillsboro • Raleigh
DevOps
Azure
SpaceTech
FMEA
MedTech
CAPA
Apply
In office • Master's Degree • Sunnyvale
Chips/EDA
Photolithography
Plasma Etch
CMP
Statistical Process Control
JMP
Apply
$102k – $189k per year • In office • Full-Time • 5+ years exp • Bachelor's Degree • San Jose
Apply
$297k – $440k per year • Equity • Hybrid • Full-Time • 7+ years exp • San Francisco • San Jose • Bellevue
Python
AI/ML
Machine Learning
DevOps
SLURM
CI/CD
AWS
Kubernetes
AWS Lambda
Apply
≈ $150k – $283k per year (Estimated) • In office • 15+ years exp • Master's Degree • San Jose
Apply
$66k – $90k per year • Hybrid • Full-Time • 1+ year exp • Irvine • San Jose
Apply
$160k – $260k per year • Remote (United States) • 1+ year exp • Master's Degree • San Jose
Python
AI/ML
SciPy
SpaceTech
OpenFOAM
Apply
See all jobs
This is one of many
1,909,023 more open roles from verified company boards, updated every day.