599,254open jobs
27,958companies
85,677added this week
Browse all
Salary
$121k – $230k per year (Estimated)
Location
In office (Austin)
Seniority
Staff · 8+ years exp
Overview
Company
Impact
Profile match

Baya Systems is inspired by the baya bird, also known as the  weaver. Baya birds weave very unique and intricate hanging nests from different materials. The nests are robust and safe while being extremely lightweight and efficient.

Baya is a fast-moving Series B startup built by serial entrepreneurs with a vision to accelerate intelligent computing in the emerging chiplet era.  We focus on software-driven, unified fabric solutions for single-die and multi-die systems. We design and license disruptive intellectual property for use in semiconductor chips, with software development platforms to simplify the design process and reduce the time to market for complex System-on-Chip (SoC) and multi-chiplet systems. This enables our partners to innovate and deliver compelling solutions for data center, infrastructure, AI, Automotive, and Edge IoT markets. We are looking for energetic and dedicated individuals share our passion for enabling innovation and excellence in the semiconductor industry that empowers game-changing products and services!

DESIGN VERIFICATION ENGINEER

AUSTIN, TX

We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. The ideal candidate will play a key role in shaping our technology portfolio, bringing expertise and creativity to our solutions

Responsibilities:

  • Create test plans for highly configurable IPs meant to provide interconnectivity between components across an SoC, chiplet, or multi-chiplet systems
  • Write UVM/SystemVerilog code to implement the test plan, checkers, and scoreboards

  • Collaborate with software teams to define and implement configurable testbenches

  • Work with design teams test plans, failure debug, coverage, etc.

Qualifications and Preferred Skills

  • BS, MS in Electrical Engineering, Computer Engineering or Computer Science

  • 8+ years and current hands-on experience in block-level/IP-level/SoC-level verification

  • Proficiency in Verilog, SystemVerilog

  • Familiarity with industry-standard EDA tools for simulation and debug

  • Deep experience with UVM-based testbenches

  • Experience with modern programming languages like Python

  • Knowledge of Arm AMBA protocols such as AXI, APB, and AHB

  • Understanding of Arm CHI protocol is a plus

  • Experience on working with IP's for caches, cache coherency, memory subsystems, interconnects, and NoC's

  • Experience with formal verification techniques, emulation platforms is a plus

  • Excellent problem-solving skills and attention to detail

  • Strong communication and collaboration skills

[email protected]

Compensation:

  • Salary commensurate with experience
  • Performance incentives
  • Comprehensive medical, dental, and vision benefits
  • 401(k) retirement plan
  • Equity
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
599,254 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
Austin
$92k – $206k per year (Estimated) • In office • 2+ years exp • Bachelor's Degree • Toronto
Python
C
C++
SystemVerilog
Perl
C
U-Boot
AI/ML
InfiniBand
NVLink
Chips/EDA
UVM
Apply
In office • 2+ years exp • Bachelor's Degree
Python
SystemVerilog
Perl
Chips/EDA
UVM
Formal Verification
Synopsys Verdi
Apply
Design Engineer II 3 hours ago
$23k – $49k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Nanjing
Python
C++
SystemVerilog
Chips/EDA
Cadence Palladium
Apply
Lead Design Engineer 3 hours ago
$30k – $72k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Nanjing
Python
C++
SystemVerilog
Chips/EDA
Cadence Palladium
Apply
$230k – $323k per year • Equity • Remote • Full-Time • 7+ years exp • Bachelor's Degree • San Diego
Python
Verilog
SystemVerilog
Perl
Chips/EDA
Cadence Virtuoso
Synopsys PrimeTime
Synopsys HSPICE
Synopsys Fusion Compiler
Cadence Tempus
Synopsys FineSim
Siemens Eldo
Apply
$105k – $207k per year (Estimated) • In office • 6+ years exp • Master's Degree • Austin
Python
C++
DevOps
Git
Apply
$67k – $139k per year (Estimated) • Remote • 8+ years exp • Austin
Marketing
Salesforce
HubSpot
Mailchimp
Marketo
LinkedIn
Apply
$133k – $280k per year (Estimated) • Remote • 10+ years exp • Bachelor's Degree • Cambridge
Apply
$163k – $321k per year (Estimated) • In office • 10+ years exp • Bachelor's Degree • Austin
Apply
$182k – $339k per year (Estimated) • In office • 8+ years exp • Bachelor's Degree • Santa Clara
Verilog
SystemVerilog
Chips/EDA
UVM
Formal Verification
Management
Agile
Apply
In office • Full-Time • Austin
Apply
$42k – $101k per year (Estimated) • In office • Full-Time • Austin
Apply
$42k – $101k per year (Estimated) • In office • Full-Time • Austin
Apply
$140k – $211k per year • Equity • In office • Full-Time • 7+ years exp • Reston • Seattle • Boulder • Denver • Salt Lake City
Apply
$116k – $160k per year • Equity • In office • Full-Time • 10+ years exp • Bachelor's Degree • Austin
Python
Cybersecurity
CAPA
Apply
See all jobs
This is one of many
599,254 more open roles from verified company boards, updated every day.