Salary
≈ $34k – $79k per year (Estimated)
Location
In office (Beijing, Shanghai)
Seniority
Middle
Employment
Full-Time
Confirmed on the employer's own hiring board on Oct 18, 2026. First seen by Alion on Oct 15, 2026. Cadence Design Systems scores B on the Alion truth index.
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
Backed by Sequoia Capital
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Description
Be part of the Cadence DDR PHY IP Front End Design team responsible for -
- Develop firmware for DDR5 PHY using microcontrollers
- Developing firmware in C typically involving bare-metal programming and developing low-level APIs on Microcontrollers.
- Responsible for collaborating with hardware designers and memory subsystem architects to derive training algorithms and implement them.
- Responsible for collaborating with the verification team to deduce firmware-hardware co-verification plan.
- Develop and Debug firmware in RTL based hardware simulations (C +Verilog simulations)
- Develop and Debug on Silicon bring-up boards.
Required Skills:
- Good Knowledge of DDR5 JEDEC spec, knowledge of different DIMM configurations and specifications.
- Relevant experience in developing bare-metal firmware for High-speed SerDes or Memory interface Physical Layer blocks.
- Good Knowledge of C programming language for embedded software development and use of relevant IDE.
- Comfortable debugging RTL simulations involving firmware and microcontroller subsystem.
- Good knowledge of Shell/Perl/Python/TCL scripting
- Good experience on Verification EDA Tools like simulators and waveform viewers
We’re doing work that matters. Help us solve what others can’t.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
1,830,005 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Hardware
Similar stack
Same company
Beijing
Apply
Electronic Systems Engineer - Hardware
2 days ago
≈ $19k – $46k per year (Estimated) • In office • Bachelor's Degree • Chongqing
Management
Microsoft Office
Apply
Hardware Development Engineer, Devices
1 day ago
≈ $35k – $81k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Shenzhen
Python
Perl
DevOps
Wi-Fi
Chips/EDA
Cadence Allegro
OrCAD
Apply
≈ $45k – $102k per year (Estimated) • In office • Full-Time • 6+ years exp • Bachelor's Degree • Shanghai
DevOps
Wi-Fi
Apply
Apply
Founding Full Stack Engineer
1 day ago
$120k – $160k per year • Equity 0.5–1.5% • In office • Full-Time • San Francisco
Python
JavaScript
Frontend
React.js
Apply
Data Scientist
1 day ago
≈ $74k – $168k per year (Estimated) • In office • London
Python
AI/ML
Machine Learning
Apply
Product Success Analyst
1 day ago
$55k – $65k per year • In office • 3+ years exp • Bachelor's Degree • Bronx
Python
SQL
Design
Figma
Management
Jira
Apply
$66k – $94k per year • In office • 5+ years exp • Bachelor's Degree • Vancouver
Python
JavaScript
Rust
SQL
DevOps
Prometheus
Azure
CI/CD
AWS
Docker
Kubernetes
Grafana
GitHub
Linux
VPN
Apply
≈ $62k – $113k per year (Estimated) • In office • 5+ years exp • Bachelor's Degree • Singapore
Python
Java
Databases
MySQL
Redis
HBase
Apache Kafka
DevOps
GCP
Azure
CI/CD
AWS
Docker
Kubernetes
Nginx
Linux
TCP/IP
Apply
Lead Design Engineer - Verification
20 days ago
≈ $53k – $121k per year (Estimated) • In office • Full-Time • 3+ years exp • Bachelor's Degree • Nanjing
Python
SystemVerilog
Perl
Chips/EDA
Cadence Xcelium
UVM
Cadence JasperGold
Cadence Palladium
Cadence vManager
Apply
Lead Customer Engagement Engineer
20 days ago
≈ $61k – $138k per year (Estimated) • In office • Full-Time • 5+ years exp • Shanghai
Verilog
SystemVerilog
VHDL
DevOps
Linux
Unix
Chips/EDA
UVM
Cadence Palladium
Cadence Protium
Apply
Design Engineer II
1 month ago
≈ $35k – $82k per year (Estimated) • In office • Full-Time • 1+ year exp • Bachelor's Degree • Nanjing
Python
C++
SystemVerilog
Chips/EDA
Cadence Palladium
Apply
Lead Design Engineer
20 days ago
≈ $53k – $121k per year (Estimated) • In office • Full-Time • 5+ years exp • Bachelor's Degree • Nanjing
Python
C++
SystemVerilog
Chips/EDA
Cadence Palladium
Apply
≈ $118k – $267k per year (Estimated) • In office • Full-Time • Cary
Chips/EDA
Cadence Virtuoso
Apply
商家举报中心AI产品经理 - 抖音电商
5 hours ago
≈ $48k – $133k per year (Estimated) • In office • Full-Time • Beijing
Apply
巨量千川AI产品经理 - 抖音电商
5 hours ago
≈ $30k – $87k per year (Estimated) • In office • Full-Time • 2+ years exp • Beijing
Apply
Apply
巨量千川AI产品经理(短剧策略) - 抖音电商
5 hours ago
≈ $30k – $87k per year (Estimated) • In office • Full-Time • 2+ years exp • Beijing
Apply
IT高级平台产品经理(Next) - IT
5 hours ago
≈ $48k – $133k per year (Estimated) • In office • Full-Time • Beijing
Apply
This is one of many
1,830,005 more open roles from verified company boards, updated every day.

