615,181open jobs
29,638companies
85,681added this week
Browse all
Salary
$83k – $194k per year (Estimated)
Location
In office (Munich, Germany)
Seniority
Principal · 15+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.

Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Senior Principal Digital Implementation Engineer

Location: Cork, Munich, Katowice, Edinburgh

Reports to:Design Engineering Director

The Role:

We are seeking an exceptional Senior Principal Engineer to provide technical leadership on some of the industry's most challenging silicon development programs.

In this role, you will apply deep expertise in silicon implementation and advanced EDA methodologies to solve problems and deliver results. You will work directly with strategic customers and internal Cadence teams to develop, deploy, and demonstrate innovative methodologies for advanced-node designs.

This is a hands-on technical leadership role. The successful candidate will combine outstanding semiconductor engineering expertise with the ability to influence lead a team of implementation engineers and technically contribute to architecture, methodology, tool development, and customer strategy.

Key Responsibilities

  • Provide technical leadership for complex, high-visibility silicon programs, Synthesis/Netlist through physical implementation, signoff, and tapeout.
  • Develop and deploy advanced methodologies for achieving aggressive power, performance, and area (PPA) objectives.
  • Work closely within the PSG engineering team to understand design implementation challenges and translate them into practical solutions.
  • Collaborate directly with Cadence R&D to identify product gaps, influence tool development, and drive enhancements required for advanced silicon designs.
  • Drive technical innovation across physical design, timing, power, signal integrity, physical verification, and signoff with the PSG European team
  • Evaluate and introduce new Cadence technologies, methodologies, and IP into customer design flows.
  • Lead technical investigations involving difficult silicon failures, performance limitations, convergence challenges, or methodology issues.
  • Establish reusable methodologies and best practices that can be deployed across multiple customers and technology nodes.
  • Mentor and develop our implementation engineers, serving as a technical authority within the PSG EMEA (Europe) organisation.
  • Represent Cadence as a technical thought leader with strategic customers, partners, and the wider semiconductor ecosystem.
  • Present technical results and innovations to senior leadership, customers, industry forums, and engineering communities.
  • Assist in the preparation of pre-sales support information and effort estimation with the Design Engineering Director and Sales tea,=m

Technical Scope

Depending on experience, the role may encompass areas including:

  • Advanced-node digital implementation
  • RTL-to-GDSII flows
  • Physical design and optimisation
  • Timing closure and signoff
  • Power optimisation and analysis
  • Signal integrity and electromigration
  • SoC integration and hierarchical implementation within a layout team
  • IP integration and reuse
  • Process/design technology co-optimization (DTCO)
  • Advanced packaging
  • Automation and methodology development including AI acceleration.

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related discipline.
  • 15+ years of relevant semiconductor engineering experience, or equivalent demonstrated technical achievement.
  • Proven tape-out experience on advanced process nodes.
  • Experience working with leading-edge CPUs, GPUs, AI/ML accelerators, networking devices, or other high-performance SoCs.
  • Extensive experience developing and delivering complex semiconductor products.
  • Deep expertise in one or more areas of the semiconductor implementation flow, combined with broad understanding of the complete SoC development lifecycle.
  • Demonstrated experience with advanced process technologies and complex physical implementation challenges.
  • Proven ability to diagnose and solve problems that cross traditional functional boundaries.
  • Experience working directly with semiconductor customers, foundries, or technology partners.
  • Excellent technical communication and presentation skills.
  • Demonstrated ability to influence technical direction without relying solely on organisational authority.
  • Experience of Technical Team leadership essential
  • Excellent oral and written English essential
  • Self-motivated with excellent planning, interpersonal, and communication skills

What Success Looks Like

  • A successful Senior Principal Engineer will:
  • Solve the problems others cannot. Take ownership of technically ambiguous, high-impact problems and drive them to resolution.
  • Enable customer success. Become a trusted technical partner to leading semiconductor companies and help them achieve ambitious silicon objectives.
  • Create leverage. Turn solutions developed for individual programs into reusable methodologies, tools, and engineering practices.
  • Lead through expertise. Raise the technical capability of the wider engineering organisation through mentoring, collaboration, and technical leadership.

Why Join the PSG Team?

  • This is an opportunity to work at the intersection of advanced semiconductor technology, EDA, and real silicon.
  • You will work on problems that are often at the limits of what current design methodologies and technologies can achieve, collaborating with some of the world's leading semiconductor companies and technology partners.
  • Rather than being limited to a single product or stage of the design flow, you will have the opportunity to influence the entire path from technology and methodology through to working silicon.
  • If you are an engineer who wants to solve the industry's hardest silicon problems-and see those solutions become real products-this is the team for you.

Additional Information:

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.

Travel:<10>

We’re doing work that matters. Help us solve what others can’t.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
615,181 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Recommended for you based on this role

Similar stack
Same company
Munich
In office • Full-Time • 3+ years exp • Bachelor's Degree • Belo Horizonte
Python
Verilog
C++
SystemVerilog
VHDL
Chips/EDA
Formal Verification
Cadence Palladium
Cadence Protium
Apply
$144k – $267k per year • Equity • In office • Full-Time • 7+ years exp • Bachelor's Degree • San Jose
DevOps
SLURM
Azure
CI/CD
Incident Management
HPC
Apply
$67k – $160k per year (Estimated) • Equity • In office • Full-Time • 2+ years exp • Bachelor's Degree • Cork
Python
JavaScript
TypeScript
C++
TCL Scripting
Databases
Weaviate
Chroma
Pinecone
AI/ML
Copilot
Claude
Claude Code
Fine-tuning
Prompt Engineering
AI Agents
LLM
RAG
GPT-4
DevOps
GCP
Azure
Git
AWS
Vector
Management
Confluence
Apply
$113k – $234k per year (Estimated) • Equity • In office • Full-Time • Bachelor's Degree • Cork
Python
C++
SystemC
TCL Scripting
DevOps
Git
Chips/EDA
Cadence JasperGold
Vitis HLS
Management
Confluence
Apply
Intern CPG 3 days ago
$36k – $60k per year (Estimated) • In office • Internship • Bachelor's Degree • Cork
Apply
$73k – $154k per year (Estimated) • In office • Full-Time • 5+ years exp • Master's Degree • Munich
Python
SQL
SAS
Stata
Apply
Remote/Hybrid • Full-Time • 1+ year exp • Munich
Databases
PostgreSQL
Firestore
AI/ML
Cursor
Claude Code
Prompt Engineering
AI Agents
OpenAI
OpenAI Codex
DevOps
GCP
Apply
$99k – $162k per year • In office • Full-Time • 2+ years exp • Munich
Python
JavaScript
TypeScript
Python
FastAPI
Databases
PostgreSQL
Supabase
AI/ML
Time Series Forecasting
Frontend
React.js
Apply
Field CTO, DACH 1 day ago
$117k – $233k per year (Estimated) • In office • Full-Time • 10+ years exp • Munich
Apply
$53k – $118k per year (Estimated) • In office • Full-Time • 3+ years exp • Munich • Paris
Apply
See all jobs
This is one of many
615,181 more open roles from verified company boards, updated every day.