402,911open jobs
14,044companies
78,108added this week
Browse all
Salary
$64k – $119k per year
Seniority
Staff
Employment
Full-Time
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This role is for an existing vacancy.

Job Title: Lead Verification Engineer

Location: Montreal, Ottawa, Toronto

Overview

This is an opportunity to join a dynamic and growing team of experienced engineers developing high-performance physical IP for industry-standard protocols.

The successful candidate will be a highly motivated self-starter who is able to work independently to complete assigned tasks within required project timelines with high quality.

The candidate will primarily be responsible for the verification of digital RTL and development of re-usable verification components and environments.

It is also expected that the candidate will contribute to all aspects of digital verification including flow development, test plan development and execution, functional coverage closure, and code coverage closure.

The ideal candidate will have a fundamental understanding of the end-to-end verification flow in order to accurately and efficiently communicate with all members of the technical staff regarding overall project development progress and status.

The most successful candidates will be able to demonstrate excellent command of fundamental logic principles as well as excellent problem solving and communication skills.

The candidate should be able to work as part of a small and focused team of engineers and be able to collaborate successfully as needed with design teams, verification teams, project management, and digital and analog design teams in multiple worldwide geographies.

The Candidate should be willing to work full time in the Montreal, Quebec, Canada office and be willing to travel as required by job function (expectation is 5% travel or less).

Design IP is growing organization within Cadence and our complete IP portfolio can be found here http://ip.cadence.com/ipportfolio/ip-portfolio-overview.

Minimum Experience:

  • Bachelor of Science in Electrical(EE)/Computer Engineering (CPE) or Computer Science (CSC)
  • Understanding of verification architecture and methodologies
  • Understanding of Metric Driven Verification
  • Understanding of Universal Verification Methodologies
  • Understanding of the identification, planning and creation of functional coverage and checks
  • Understanding of System Verilog Assertions (SVAs)
  • Understanding of digital design flow

Preferred Experience:

  • Master of Science in EE/CPE/CSC
  • Experience with SystemVerilog UVM coding language is desired
  • Experience with scripting languages such as Python, Perl, Ruby, Sed, or Awk is also strongly preferred
  • Exposure to Standard Protocol knowledge for any of the following areas: PCIe, USB, SATA, Ethernet, Display Port, HDMI
  • Exposure to Formal Verification Technologies
  • Exposure to Mixed Signal Design experience
  • Experience with Cadence tools experience
  • Exposure to Low Power verification experience using CPF or UPF

Cadence is an equal-opportunity employer committed to hiring a diverse workforce.

Titre: Concepteur en Vérification Numérique

Localisation: Montreal, Ottawa, Toronto

Description :

Cadence Design Systems est à la recherche de candidats d’excellence pour joindre une équipe expérimentée et dynamique d’ingénieurs en charge du développement d’IP au service des standards de l’industrie.

Le candidat sélectionné aura la charge de la vérification de modules numériques RTL et du développement de modules de vérification réutilisables. Le candidat sera aussi amené à contribuer à toutes les phases du processus de vérification : élaboration du plan de vérification, codage des points de couverture, génération de stimuli et analyse de couverture.

Le candidat devra posséder des connaissances de base des méthodes de design et de vérification des composantes numériques.

Le candidat devra être autonome, dynamique et démontrer de très bonnes qualités de communication.

Le groupe de design IP est une équipe multidisciplinaire composée d’ingénieurs provenant de divers sites à travers le monde.

Faisant parti du groupe de vérification, le candidat sera amené à collaborer avec diverses disciplines et phases de la réalisation complète d’IP matériel : design numérique et analogique, design physique, production, etc.

Le groupe de design IP est une organisation grandissante. Le catalogue complet se trouve au site suivant : http://ip.cadence.com/ipportfolio/ip-portfolio-overview.

Expérience minimum:

  • Baccalauréat en Ingénierie électrique, sciences appliquées ou domaine connexe.
  • Compréhension des principes de base de la vérification de composantes numériques.
  • Compréhension de base de la vérification basées sur les métriques (Metric Driven Verification).
  • Connaissance des Méthodes de Vérification Universelles (UVM).
  • Connaissance du langage d’assertions SystemVerilog (SVAs).
  • Compréhension de base du flot de design numérique.
  • Capable de communiquer en anglais.

Expérience recherchée:

  • Maîtrise en génie électrique, sciences appliquées ou domaine connexe.
  • Expérience avec le langage de vérification SystemVerilog UVM.
  • Expérience avec différents langages de script tel que Python, Perl, Ruby, etc.
  • Connaissance de base des protocoles de transfert de données tel que PCIe, USB, SATA, Ethernet, Display Port, HDMI.
  • Connaissance de base des techniques de vérification formelle.
  • Connaissance de base des composantes mixtes (analogiques/numériques).

Cadence est une employeuse qui souscrit à l’égalité des chances et qui s’engage à embaucher une main-d’oeuvre diversifiée.

The annual salary range for MOUNT-ROYAL 01 (Montreal)is 89,600.00 - 166,400.00 CAD Annual CAD Annual. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

Our benefits programs include: paid vacation and holidays, leave of absence programs, Registered Retirement Savings Plan (RRSP), Tax Free Savings (TFSA) plan for post-tax investment savings, Employee Stock Purchase Plan, group health coverage that includes dental, vision and Emotional Wellbeing Support (EAP) benefits for you and your eligible dependents. Cadence also offers employee and dependent Life insurance, and short-term and long-term disability. In addition, Cadence provides Global Travel Medical coverage, Business Travel Accident Insurance, and a funded Lifestyle Spending Account (LSA).

We’re doing work that matters. Help us solve what others can’t.

We welcome applications from candidates with disabilities and in equity seeking groups. If you have accessibility needs during the application and interview process, we encourage you to make your needs known.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
402,911 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Similar stack
Same company
In your city
FPGA Designer 3 days ago
$71k – $181k per year (Estimated) • Equity • In office • Full-Time • Ottawa
Perl
Python
SystemVerilog
Verilog
VHDL
Apply
In office • 5+ years exp
Perl
Python
SystemVerilog
Verilog
Chips/EDA
UVM
Apply
In office • 8+ years exp • Bachelor's Degree
Perl
Python
SystemVerilog
Verilog
Chips/EDA
UVM
Apply
Equity • In office • Internship • PhD • Santa Clara • Irvine
MATLAB
Python
Verilog
AI/ML
ChatGPT
Copilot
Chips/EDA
Cadence Virtuoso
Apply
Equity • In office • Internship • Master's Degree • Santa Clara • Burlington
Perl
Python
Verilog
AI/ML
ChatGPT
Copilot
Apply
In office • Full-Time • 4+ years exp • Bachelor's Degree • Zhubei
C++
Perl
Python
SystemVerilog
Verilog
VHDL
AI/ML
Claude
Copilot
Cursor
Chips/EDA
Cadence Palladium
Cadence Protium
Apply
In office • Full-Time • 7+ years exp • Master's Degree • Zhubei
Perl
Python
Chips/EDA
Cadence Allegro
Cadence Integrity 3D-IC
Apply
In office • Full-Time • Bachelor's Degree • Greece
C++
Python
C++
PyTorch C++
TensorFlow C++
AI/ML
NumPy
Pandas
PyTorch
Scikit-learn
SciPy
TensorFlow
Transformers
Apply
In office • Full-Time • Bachelor's Degree • Greece
C++
Python
C++
PyTorch C++
TensorFlow C++
AI/ML
PyTorch
Synthetic Data
TensorFlow
Apply
Design Architect 4 days ago
$40k – $82k per year (Estimated) • In office • Full-Time • 15+ years exp • Bachelor's Degree • Bengaluru
C++
Python
SystemVerilog
Verilog
DevOps
Git
Apply
See all jobs
This is one of many
402,911 more open roles from verified company boards, updated every day.