Location
In office (Nanjing, China)
Seniority
Principal · 7+ years exp
Employment
Full-Time
Overview
Company
Impact
Profile match
Cadence Design Systems is an American software company founded in 1988 that supplies the electronic design automation tools engineers use to design and verify integrated circuits. Its products cover digital synthesis and place-and-route, custom and analogue design, circuit simulation with the Spectre and Virtuoso families, functional verification, and increasingly system-level analysis for packaging, thermal behaviour and computational fluid dynamics. Headquartered in San Jose and listed on Nasdaq, it also licenses design intellectual property such as processor and interface blocks, and competes primarily with Synopsys and Siemens EDA.
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Primary Responsibilities:
- Supporting pre-silicon integration, usage, and implementation of memory subsystem products
- Helping with internal system integration and QA testing of memory subsystem products (Controller + PHY) Analyzing and resolving complex subsystem application or implementation issues and providing professional guidance to customers
- Supporting various memory PHY and controller SOC integration reviews and implementation reviews
- Assisting customers with RTL and gate-level simulations to verify functionality
- Assisting customers with timing closure and other aspects of physical integration Participating in development and refinement of product documentation and checklists for customer applications
- Supporting post-silicon bringup and production test activities for customers as needed Enhancing customer experience by providing prompt, thorough, and technically accurate responses to customer questions
- Leveraging AI-powered tools and assistants to enhance productivity, improve decision making, and maintain high-quality customer deliverables.
- Applying AI-powered analytics tools to extract insights, identify patterns, and generate actionable recommendations from complex datasets Position Requirements:
- B.S Electrical/Computer Engineering (or similar degree) and 7+ years of overall experience -OR- M.S Electrical/Computer Engineering (or similar degree) and 5+ years of overall experience
- Experience working with DDR5/4/3, LPDDR5/4/3, HBM3, GDDR6 or similar IPs
- Verilog RTL design and gate level verification experience
- Synthesis and static timing analysis experience (physical implementation/verification experience is a plus)
- Familiarity with industry standard DFT flows and test methodologies.
- Familiarity with package and board design
- Ability to read schematics and participate in SI/PI reviews for customer board/package implementation Preferred Qualifications
- Experience with Memory PHY and DSP based architecture
- Experience with embedded microcontroller FW
- Background with scripting and applying AI solutions to daily workflows
We’re doing work that matters. Help us solve what others can’t.
Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
410,083 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Free forever. No card. Under a minute.
Your match
How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.
Recommended for you based on this role
Similar stack
Same company
Nanjing
FPGA Designer
3 days ago
≈ $71k – $181k per year (Estimated) • Equity • In office • Full-Time • Ottawa
Perl
Python
SystemVerilog
Verilog
VHDL
Apply
Equity • In office • Internship • PhD • Santa Clara • Irvine
MATLAB
Python
Verilog
AI/ML
ChatGPT
Copilot
Chips/EDA
Cadence Virtuoso
Apply
Analog Design Intern, MS - Summer 2027
3 days ago
Equity • In office • Internship • Master's Degree • Santa Clara • Burlington
Perl
Python
Verilog
AI/ML
ChatGPT
Copilot
Apply
Design Verification Intern, BS - Summer 2027
3 days ago
Equity • In office • Internship • Bachelor's Degree • Santa Clara • Austin • Boise • Morrisville
C++
Java
Perl
Python
Verilog
VHDL
AI/ML
ChatGPT
Copilot
Chips/EDA
UVM
Apply
Design Verification Intern, MS - Summer 2027
3 days ago
Equity • In office • Internship • Master's Degree • Santa Clara • Austin • Boise • Morrisville
C++
Java
Perl
Python
Verilog
VHDL
AI/ML
ChatGPT
Copilot
Chips/EDA
UVM
Apply
In office • Full-Time • 4+ years exp • Bachelor's Degree • Zhubei
C++
Perl
Python
SystemVerilog
Verilog
VHDL
AI/ML
Claude
Copilot
Cursor
Chips/EDA
Cadence Palladium
Cadence Protium
Apply
Principal Product Engineer
4 days ago
In office • Full-Time • 7+ years exp • Master's Degree • Zhubei
Perl
Python
Chips/EDA
Cadence Allegro
Cadence Integrity 3D-IC
Apply
Software Engineer II – ΑΙ Meshing
4 days ago
In office • Full-Time • Bachelor's Degree • Greece
C++
Python
C++
PyTorch C++
TensorFlow C++
AI/ML
NumPy
Pandas
PyTorch
Scikit-learn
SciPy
TensorFlow
Transformers
Apply
Software Engineer II - Physics-AI Engineer
4 days ago
In office • Full-Time • Bachelor's Degree • Greece
C++
Python
C++
PyTorch C++
TensorFlow C++
AI/ML
PyTorch
Synthetic Data
TensorFlow
Apply
Design Architect
5 days ago
≈ $40k – $82k per year (Estimated) • In office • Full-Time • 15+ years exp • Bachelor's Degree • Bengaluru
C++
Python
SystemVerilog
Verilog
DevOps
Git
Apply
Manufacturing Technology Engineer_MA
3 days ago
In office • Full-Time • 3+ years exp • Nanjing
C#
JavaScript
Python
SQL
Robotics
Digital Twin
ROS
IoT
Node-RED
Apply
Apply
In office • Full-Time • 5+ years exp • Bachelor's Degree • Shanghai • Wuxi • Hangzhou • Hefei • Nanjing
Apply
Apply
Production Operator III R4
12 days ago
In office • Full-Time • 5+ years exp • High School Diploma • Nanjing
Apply
This is one of many
410,083 more open roles from verified company boards, updated every day.

