2,062,573open jobs
121,805companies
238,543added this week
Browse all
Salary
≈ $168k – $312k per year (Estimated)
Location
In office (San Jose)
Seniority
Architect · 12+ years exp
Visa
H-1B filings in 12 months: 47 · for this role: 12 · green card filings: 3

Confirmed on the employer's own hiring board on Oct 29, 2026. First seen by Alion on Sep 30, 2026.

Overview
Company
Impact
Profile match
Celestica is a Canadian electronics manufacturing company founded in 1994 and headquartered in Toronto. It designs and builds hardware for data centre, aerospace and industrial customers. The company operates sites on several continents.

Req ID: 140082

Region: Americas

Country: USA

State/Province: California

City: San Jose

Summary

Celestica is seeking a Principal Hardware Systems Architect for Compute Platforms to provide senior technical leadership for the architecture and development of next-generation AI, accelerated computing, and high-performance data center platforms.

This role will lead compute-platform architecture spanning CPUs, GPUs and AI accelerators, memory, storage, PCIe/CXL, scale-up interconnects, and compute-node/tray architecture, while collaborating with peer domain architects and engineering leaders to define complete rack and multi-rack systems incorporating networking, power, thermal, mechanical, firmware, and system-management technologies.

This is a system and platform architecture role, not a processor or ASIC design role. The successful candidate will operate above the component level, translating customer requirements, workload needs, and technology roadmaps into scalable compute architectures.

A critical aspect of the position is understanding that next-generation AI infrastructure can no longer be optimized as independent compute, networking, power, and cooling subsystems. The Compute Architect will partner closely with Celestica’s Network Architect and other domain experts to optimize the complete AI system from compute node through rack and multi-rack deployments.

Skills & Responsibilities:

Compute Platform Architecture

  • Define architecture for next-generation AI, accelerated-compute, server, and high-performance computing platforms.

  • Own architectural definition of:

    • CPU architectures

    • GPU and AI accelerator subsystems

    • Memory and HBM architectures

    • PCIe and CXL fabrics

    • Local storage and NVMe architectures

    • GPU/accelerator topology

    • Scale-up interconnect architecture

    • Compute node and tray architecture

  • Establish compute-system requirements, interfaces, partitioning, and architectural tradeoffs.

  • Evaluate alternatives based on performance, bandwidth, latency, power, thermal density, reliability, cost, scalability, serviceability, and manufacturability.

  • Develop reusable compute-platform architectures and building blocks that can be leveraged across customers and programs.

AI & Compute Technology Leadership

  • Maintain deep technical understanding of evolving CPU, GPU, AI accelerator, memory, storage, and interconnect technologies.

  • Track and evaluate technology roadmaps from leading compute ecosystem suppliers including NVIDIA, AMD, Intel, ARM ecosystem companies, and emerging AI accelerator providers.

  • Understand emerging AI compute architectures and their implications for:

    • Accelerator density

    • Memory bandwidth

    • PCIe/CXL connectivity

    • Scale-up fabrics

    • Scale-out networking

    • Rack power

    • Liquid cooling

    • Rack and cluster architecture

  • Lead architectural evaluation of scale-up technologies, including NVLink/NVSwitch-class technologies and emerging accelerator interconnects.

Integrated Rack & Multi-Rack Architecture

  • Partner with peer system architects to define integrated rack and multi-rack architectures spanning compute, networking, power, thermal, mechanical, firmware, and system-management domains.

  • Optimize architecture as a complete AI system rather than as independent compute or networking platforms.

  • Partner closely with the Network Architect to establish the interface between accelerator scale-up architectures and network scale-out architectures.

  • Jointly evaluate system-level architectural tradeoffs where compute and networking intersect, including:

    • Accelerator density

    • Fabric bandwidth

    • NIC/DPU architecture

    • Switch topology

    • Latency

    • Power consumption

    • Thermal density

    • Reliability

    • Cost

    • Scalability

  • Work with Power, Thermal, Mechanical, Reliability, Firmware, and Validation engineering teams to establish system-level requirements and interfaces.

  • Drive architectural thinking from compute node → tray → rack → multi-rack AI system.

Experience Requirements

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or related technical field.

  • Typically 12+ years of relevant hardware and system-development experience, with significant experience in server, compute, AI, HPC, or data-center platforms.

  • Demonstrated experience defining or leading system-level architecture for complex compute platforms.

  • Strong knowledge of modern server architectures including x86 and/or ARM processors, GPUs/accelerators, DDR/HBM, PCIe, CXL, NVMe/storage, and high-speed interconnects.

  • Strong understanding of the relationships among compute, networking, memory, power, and thermal architecture.

  • Experience taking complex platforms from early architecture through development, validation, and production.

  • Ability to make and communicate system-level engineering tradeoffs involving performance, cost, power, thermal, reliability, and schedule.

  • Strong technical communication and presentation skills.

  • Ability to influence technical decisions across multiple engineering disciplines without relying on direct organizational authority.

  • Experience engaging directly with customers, silicon vendors, and technology partners.

Preferred Qualifications

  • Experience architecting GPU-based AI training or inference platforms.

  • Experience with NVIDIA, AMD, Intel, or other accelerator-based platforms.

  • Experience with rack-scale AI systems and high-density compute architectures.

  • Knowledge of NVLink/NVSwitch-class technologies or comparable scale-up fabrics.

  • Working knowledge of high-performance Ethernet and/or InfiniBand scale-out architectures.

  • Experience with advanced liquid-cooled compute platforms.

  • Experience with high-power rack architectures reaching hundreds of kilowatts per rack.

  • Experience working with hyperscale or cloud-service-provider customers.

  • Experience developing reusable platform architectures.

  • Experience contributing to technology roadmaps, invention disclosures, patents, or advanced-development programs.

Typical Education

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or related technical field.
  • Educational Requirements may vary by Geography

Notes

This job description is not intended to be an exhaustive list of all duties and responsibilities of the position. Employees are held accountable for all duties of the job. Job duties and the % of time identified for any function are subject to change at any time.

Celestica is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, pregnancy, genetic information, disability, status as a protected veteran, or any other protected category under applicable federal, state, and local laws.

This policy applies to hiring, promotion, discharge, pay, fringe benefits, job training, classification, referral and other aspects of employment and also states that retaliation against a person who files a charge of discrimination, participates in a discrimination proceeding, or otherwise opposes an unlawful employment practice will not be tolerated. All information will be kept confidential according to EEO guidelines.

Celestica is an E-Verify employer.

COMPANY OVERVIEW:

Celestica (NYSE, TSX: CLS) enables the world’s best brands. Through our recognized customer-centric approach, we partner with leading companies in Aerospace and Defense, Communications, Enterprise, HealthTech, Industrial, Capital Equipment and Energy to deliver solutions for their most complex challenges. As a leader in design, manufacturing, hardware platform and supply chain solutions, Celestica brings global expertise and insight at every stage of product development - from drawing board to full-scale production and after-market services for products from advanced medical devices, to highly engineered aviation systems, to next-generation hardware platform solutions for the Cloud. Headquartered in Toronto, with talented teams spanning 40+ locations in 13 countries across the Americas, Europe and Asia, we imagine, develop and deliver a better future with our customers.

Celestica would like to thank all applicants, however, only qualified applicants will be contacted.

Celestica does not accept unsolicited resumes from recruitment agencies or fee based recruitment services.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,062,573 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
$79k – $119k per year · In office · Secret · Full-Time · 5+ years exp · Bachelor's Degree · Warner Robins
Chips/EDA
Altium Designer
MedTech
CAPA
Apply
≈ $218k – $398k per year (Estimated) · In office · Full-Time · Palo Alto
Apply
≈ $140k – $259k per year (Estimated) · In office · 10+ years exp · Bachelor's Degree · Carlsbad
Apply
≈ $246k – $453k per year (Estimated) · In office · Full-Time · 8+ years exp · Sunnyvale
Python
JavaScript
C#
C++
Life Sciences
Design of Experiments
MedTech
CAPA
Apply
≈ $155k – $285k per year (Estimated) · Hybrid · 3+ years exp · Bachelor's Degree · San Jose
Python
Verilog
SystemVerilog
Perl
Apply
≈ $106k – $209k per year (Estimated) · In office · Full-Time · Zurich
Python
DevOps
Kubernetes
HPC
Linux
Cybersecurity
Wazuh
MITRE ATT&CK
SIEM
Apply
$99k – $153k per year · In office · Full-Time · Hangzhou
Rust
AI/ML
LangChain
DeepSpeed
Model Context Protocol
JAX
TensorRT
PyTorch
DevOps
GCP
SLURM
Git
AWS
Docker
Kubernetes
Grafana
HPC
QA
Pytest
Apply
≈ $15k – $41k per year (Estimated) · In office · Full-Time · 5+ years exp · Bengaluru
DevOps
AWS
HPC
Linux
Windows
Apply
Staff Data Engineer 5 days ago
≈ $31k – $58k per year (Estimated) · In office · Full-Time · 8+ years exp · Bengaluru
AI/ML
InfiniBand
Frontend
Lighthouse
DevOps
Ansible
SLURM
Docker
Kubernetes
HPC
Linux
Unix
TCP/IP
Apply
≈ $70k – $140k per year (Estimated) · Hybrid · Cambridge
Python
Perl
DevOps
CI/CD
Jenkins
Docker
Gerrit
HPC
Linux
Apply
In office · Internship · Bachelor's Degree · Austin
C++
AI/ML
CUDA
ROCm
DevOps
Linux
Apply
≈ $140k – $259k per year (Estimated) · In office · Nationals only · 9+ years exp · PhD · United States
AI/ML
CUDA
ROCm
DevOps
CentOS Stream
Management
Agile
Scrum
SpaceTech
FMEA
Life Sciences
Design of Experiments
Apply
≈ $183k – $335k per year (Estimated) · In office · 15+ years exp · Bachelor's Degree · Austin
Apply
≈ $131k – $241k per year (Estimated) · In office · 12+ years exp · Bachelor's Degree · Richardson
Verilog
SystemVerilog
Chips/EDA
Siemens ModelSim
UVM
Xilinx Vivado
Apply
≈ $118k – $218k per year (Estimated) · In office · 15+ years exp · Bachelor's Degree · Austin
Chips/EDA
LTspice
Cadence Allegro
OrCAD
Cadence Sigrity
Apply
≈ $184k – $340k per year (Estimated) · In office · Full-Time · 15+ years exp · Bachelor's Degree · San Jose
Chips/EDA
Cadence Allegro
OrCAD
Design
SolidWorks
SpaceTech
FMEA
MedTech
Verification & Validation
Apply
$242k – $339k per year · In office · Full-Time · 10+ years exp · Bachelor's Degree · Washington · San Jose
Python
AI/ML
LangChain
LlamaIndex
JAX
Prompt Engineering
Function Calling
Chain-of-Thought
AI Agents
TensorFlow
PyTorch
LLM
Hallucination
Structured Outputs
Multi-Agent Systems
Machine Learning
Apply
≈ $169k – $305k per year (Estimated) · Hybrid · 12+ years exp · San Jose
AI/ML
TensorFlow
CNN
Machine Learning
Management
Agile
Apply
$58k – $110k per year · In office · Full-Time · 2+ years exp · Sacramento · Washington · Nashville · Costa Mesa · San Jose
Apply
Lab Pack Chemist I 10 hours ago
$66k per year · In office · Full-Time · Associate's Degree · San Jose
Apply
See all jobs
This is one of many
2,062,573 more open roles from verified company boards, updated every day.