2,060,428open jobs
121,815companies
245,120added this week
Browse all
Salary
$180k – $350k per year
Location
In office (San Jose)
Seniority
Staff
Visa
H-1B filings in 12 months: 4
Employment
Full-Time

Confirmed on the employer's own hiring board on Oct 29, 2026. First seen by Alion on Oct 29, 2026. ChipAgents scores A on the Alion truth index.

Overview
Company
Impact
Profile match
ChipAgents builds artificial intelligence agents for chip design and verification. Its systems write testbenches and debug register transfer level code. The company serves semiconductor engineering teams.

About ChipAgents

ChipAgents is revolutionizing chip design and verification with agentic-AI workflows. Founded by experts in AI and semiconductor design, we partner with top-10 semiconductor companies, hyperscale cloud providers, and cutting-edge startups. Our platform accelerates RTL development, functional verification, and simulation, unlocking new levels of productivity and design quality.

Role Overview

We’re hiring an STA/Timing ClosureLead to develop solutions for closing timing on multi-billion instance ICs and 3D ICsYou’ll work with R&D to define the product architecture and refine the solution at our customer sites.

Key Responsibilities

  • Design our approach to timing closure for very large designs and 3D ICs with the R&D team.

  • Run backend and timing flows with customers and use what you learn to improve the product.

  • Share customer feedback with research and product teams to help set priorities.

  • Act as our in house expert on STA and timing closure.

Qualifications

  • BS or MS in Electrical Engineering, Computer Engineering, or a related field.

  • 10+ years running STA and timing closure at a tier 1 design houses.

  • Experience closing timing at advanced process nodes.

  • Strong hands on experience with commercial synthesis and timing tools such as Design Compiler and Fusion Compiler.

  • Deep knowledge of STA, Liberty formats, and device characterization.

  • Background in device physics at advanced nodes.

  • Experience with die to die or chiplet to chiplet timing closure.

  • Experience closing timing on 3D ICs, including TSV design and interconnect timing.

  • Interest in working directly with customers and shaping the product.

Nice to Haves

  • Experience with the broader implementation flow, including place and route.

  • Experience using AI coding agents such as Claude Code, Codex, or OpenCode.

  • Scripting experience in Python, Tcl, or Makefiles.

Why ChipAgents

  • Use your timing expertise to build AI tools for some of the largest chips being designed today.

  • Work with a strong technical team and an advisory board of EDA veterans, with a product already used by real customers.

Equal Opportunity

ChipAgents is an equal opportunity employer. We welcome applicants of all backgrounds.

What We Offer

  • $180K/yr - $350K/yr base salary + equity. Open to above-scale compensation for exceptional candidates.

  • Unlimited PTO and full benefits (medical, vision, dental, 401k).

  • Two engineering-centric offices with free parking, private gym, and free lunch, drinks and snacks.

Free account
Stop reading job ads. Get the ones that fit.
One free account turns this page into a shortlist built around your stack, your level and your pay.
Match on every job. Stack, seniority, pay and location, scored against your profile.
2,060,428 open roles. Read straight off company career pages, refreshed every day.
Unlimited applications. Every one you send is tracked in one place, on-site or on a company board.
3 tailored CVs a month. Rewritten for the exact job you are applying to. Included free.
Create a free account Continue with Google
Free forever. No card. Under a minute.

Your match

How well do you fit this role?
Two answers are enough for a real match. No account needed.
Check my fit
Answers stay in this browser until you create an account.

Recommended for you based on this role

Hardware
Similar stack
Same company
San Jose
$170k – $210k per year · Equity · In office · Master's Degree · Santa Clara
Verilog
MATLAB
AI/ML
Copilot
ChatGPT
Chips/EDA
Synopsys HSPICE
Apply
$238k – $248k per year · Equity · In office · 5+ years exp · Master's Degree · Santa Clara
Python
C++
SystemVerilog
Perl
AI/ML
Copilot
ChatGPT
DevOps
Git
Chips/EDA
UVM
Apply
≈ $171k – $317k per year (Estimated) · Equity · In office · Full-Time · 15+ years exp · Bachelor's Degree · Santa Clara
Python
Perl
AI/ML
Copilot
ChatGPT
Chips/EDA
Synopsys PrimeTime
Siemens Calibre
Synopsys StarRC
Cadence Quantus
Ansys RedHawk
Apply
VP of Hardware 4 hours ago
$250k – $350k per year · In office · 10+ years exp · Bachelor's Degree · Los Angeles
MedTech
Verification & Validation
Apply
≈ $157k – $289k per year (Estimated) · In office · Full-Time · 5+ years exp · Bachelor's Degree · Richardson
Python
Verilog
SystemVerilog
MATLAB
DevOps
Linux
Chips/EDA
Cadence Virtuoso
Synopsys HSPICE
Cadence Xcelium
UVM
Synopsys Verdi
Apply
≈ $184k – $340k per year (Estimated) · In office · Full-Time · 15+ years exp · Bachelor's Degree · San Jose
Chips/EDA
Cadence Allegro
OrCAD
Design
SolidWorks
SpaceTech
FMEA
MedTech
Verification & Validation
Apply
$242k – $339k per year · In office · Full-Time · 10+ years exp · Bachelor's Degree · Washington · San Jose
Python
AI/ML
LangChain
LlamaIndex
JAX
Prompt Engineering
Function Calling
Chain-of-Thought
AI Agents
TensorFlow
PyTorch
LLM
Hallucination
Structured Outputs
Multi-Agent Systems
Machine Learning
Apply
≈ $169k – $305k per year (Estimated) · Hybrid · 12+ years exp · San Jose
AI/ML
TensorFlow
CNN
Machine Learning
Management
Agile
Apply
$58k – $110k per year · In office · Full-Time · 2+ years exp · Sacramento · Washington · Nashville · Costa Mesa · San Jose
Apply
Lab Pack Chemist I 8 hours ago
$66k per year · In office · Full-Time · Associate's Degree · San Jose
Apply
See all jobs
This is one of many
2,060,428 more open roles from verified company boards, updated every day.